

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

| REV | ECN | DESCRIPTION OF REVISION | CK APPD DATE |
|-----|------------|-------------------------|-----------------|
| C | 0000734528 | PRODUCTION RELEASED | 2009-06-04 |

K24 MLB SCHEMATIC

6 / 12 / 2009


| Page | Contents | Sync | Date |
|------|------------------------------|-------------|------------|
| 1 | Table of Contents | T17_MLB | 08/22/2007 |
| 2 | System Block Diagram | T18_MLB | 12/12/2007 |
| 3 | Power Block Diagram | DRAGON | 03/13/2008 |
| 4 | BOM Configuration | M97_MLB | |
| 5 | Revision History | M97_MLB | |
| 6 | FUNC TEST | M97_MLB | |
| 7 | Power Aliases | BEN | 04/21/2008 |
| 8 | SIGNAL ALIAS | M97_MLB | |
| 9 | CPU FSB | T18_MLB | 12/12/2007 |
| 10 | CPU Power & Ground | T18_MLB | 12/12/2007 |
| 11 | CPU Decoupling | RAYMOND | 03/31/2008 |
| 12 | eXtended Debug Port(MiniXDP) | K19_MLB | 11/07/2008 |
| 13 | MCP CPU Interface | T18_MLB | 04/04/2008 |
| 14 | MCP Memory Interface | T18_MLB | 04/04/2008 |
| 15 | MCP Memory Misc | T18_MLB | 04/04/2008 |
| 16 | MCP PCIe Interfaces | T18_MLB | 04/04/2008 |
| 17 | MCP Ethernet & Graphics | T18_MLB | 04/04/2008 |
| 18 | MCP PCI & LPC | T18_MLB | 04/04/2008 |
| 19 | MCP SATA & USB | T18_MLB | 04/04/2008 |
| 20 | MCP HDA & MISC | T18_MLB | 06/26/2008 |
| 21 | MCP Power & Ground | T18_MLB | 04/04/2008 |
| 22 | MCP Standard Decoupling | T18_MLB | 04/04/2008 |
| 23 | MCP Graphics Support | T18_MLB | 12/12/2007 |
| 24 | SB Misc | RAYMOND | 04/05/2008 |
| 25 | FSB/DDR3 Vref Margining | BEN | 03/31/2008 |
| 26 | DDR3 SO-DIMM Connector A | BEN | 06/30/2008 |
| 27 | DDR3 SO-DIMM Connector B | BEN | 05/09/2008 |
| 28 | DDR3 Support | T18_MLB | 04/04/2008 |
| 29 | Right Clutch Connector | YITE | 04/22/2008 |
| 30 | SECUREDIGITAL CARD READER | YEMURI | 01/30/2009 |
| 31 | Ethernet PHY (RTL8211CL) | SUMA | 05/23/2008 |
| 32 | Ethernet & AirPort Support | SUMA | 07/01/2008 |
| 33 | ETHERNET CONNECTOR | SUMA | 04/04/2008 |
| 34 | FireWire LLC/PHY (FW643) | K19_MLB | 11/02/2008 |
| 35 | FireWire Port Power | YUN_K19_MLB | 12/22/2008 |


| Page | | Contents | Sync | Date |
|------|----|-----------------------------|-------------|------------|
| 36 | 43 | FireWire Ports | K19_MLB | 11/02/2008 |
| 37 | 45 | SATA Connectors | K19_MLB | 12/04/2008 |
| 38 | 46 | External USB Connectors | YUAN_MA | 01/18/2008 |
| 39 | 48 | Front Flex Support | YUAN_MA | 05/28/2008 |
| 40 | 49 | SMC | T18_MLB | 06/26/2008 |
| 41 | 50 | SMC Support | YUAN_MA | 05/28/2008 |
| 42 | 51 | LPC+SPI Debug Connector | CHANGZEHANG | 05/09/2008 |
| 43 | 52 | K24 SMBUS CONNECTIONS | REN | 04/21/2008 |
| 44 | 53 | VOLTAGE SENSING | YUNWU | 02/04/2008 |
| 45 | 54 | Current Sensing | YUNWU | 12/17/2008 |
| 46 | 55 | Thermal Sensors | YUNWU | 03/20/2008 |
| 47 | 56 | Fan | CHANGZEHANG | 01/18/2008 |
| 48 | 57 | WELLSPRING 1 | YUAN_MA | 04/22/2008 |
| 49 | 58 | WELLSPRING 2 | YUAN_MA | 05/09/2008 |
| 50 | 59 | SMS | YUNWU | 06/26/2008 |
| 51 | 61 | SPI ROM | CHANGZEHANG | 05/02/2008 |
| 52 | 62 | AUDIO: CODEC/REGULATOR | AUDIO | 03/04/2009 |
| 53 | 63 | AUDIO: LINE INPUT FILTER | AUDIO | 01/31/2009 |
| 54 | 65 | AUDIO: HEADPHONE FILTER | AUDIO | 02/03/2009 |
| 55 | 66 | AUDIO: SPEAKER AMP | AUDIO | 12/18/2008 |
| 56 | 67 | AUDIO: JACK | AUDIO | 03/20/2009 |
| 57 | 68 | AUDIO: JACK TRANSLATORS | AUDIO | 03/20/2009 |
| 58 | 69 | DC-In & Battery Connectors | YUNWU | 12/11/2008 |
| 59 | 70 | PBUS Supply/Battery Charger | RAYMOND | 01/31/2008 |
| 60 | 72 | 5V/3.3V SUPPLY | RAYMOND | 02/08/2008 |
| 61 | 73 | 1.5V/0.75V DDR3 SUPPLY | RAYMOND | 01/31/2008 |
| 62 | 74 | IMVP6 CPU VCore Regulator | RAYMOND | 01/31/2008 |
| 63 | 75 | MCP CORE REGULATOR | K19_MLB | 12/10/2008 |
| 64 | 76 | CPU VTT(1.05V) SUPPLY | RAYMOND | 02/08/2008 |
| 65 | 77 | MISC POWER SUPPLIES | RAYMOND | 01/23/2008 |
| 66 | 78 | POWER SEQUENCING | YUAN_MA | 12/11/2008 |
| 67 | 79 | POWER FETS | YUAN_MA | 12/11/2008 |
| 68 | 90 | LVDS CONNECTOR | NGARTIN | 04/04/2008 |
| 69 | 93 | DISPLAYPORT SUPPORT | AMASON | 04/18/2008 |
| 70 | 94 | DisplayPort Connector | AMASON | 06/30/2008 |

| Page | | Contents | Sync | | Date |
|------|-----|-------------------------|---------|------------|------|
| 71 | 97 | LCD BACKLIGHT DRIVER | K19_MLB | 12/05/2008 | |
| 72 | 98 | LCD Backlight Support | K19_MLB | 06/30/2008 | |
| 73 | 100 | CPU/FSB Constraints | T18_MLB | 01/04/2008 | |
| 74 | 101 | Memory Constraints | T18_MLB | 01/04/2008 | |
| 75 | 102 | MCP Constraints 1 | T18_MLB | 12/14/2007 | |
| 76 | 103 | MCP Constraints 2 | T18_MLB | 03/19/2008 | |
| 77 | 104 | Ethernet Constraints | K19_MLB | 12/01/2008 | |
| 78 | 105 | FireWire Constraints | T18_MLB | 01/04/2008 | |
| 79 | 106 | SMC Constraints | M97_MLB | | |
| 80 | 107 | K24 SPECIAL CONSTRAINTS | M97_MLB | | |
| 81 | 109 | K24 RULE DEFINITIONS | | | |


Schematic / PCB #'s

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---------------|---------------|----------|------------|
| 051-7898 | 1 | SCHEM,MLB,K24 | SCH | CRITICAL | |
| 820-2530 | 1 | PCBF,MLB,K24 | PCB | CRITICAL | |

| | |
|---|----------------|
| DRAWING TITLE | |
| SCHEM, MLB, K24 | |
|  | DRAWING NUMBER |
| | 051-7898 |
| | SIZE |
| | D |
| Apple Inc. | REVISION |
| | C.0.0 |
| NOTICE OF PROPRIETARY PROPERTY: | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | |
| II NOT TO REPRODUCE OR COPY IT | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | |
| IV ALL RIGHTS RESERVED | |
| BRANCH | PAGE |
| | 1 OF 109 |
| SHEET | 1 OF 81 |



[illegible]

| | | | | |
|--|--|--|-----------|---|
| SYNC MASTER-DRAGON | | SYNC DATE-03/13/2008 | | A |
| PAGE TITLE | | | | |
| Power Block Diagram | | | | |
|  Apple Inc. | | DRAWING NUMBER 051-7898 | SIZE D | |
| | | REVISION C.0.0 | | |
| NOTICE OF PROPRIETARY PROPERTY: | | | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS ARE RESERVED | | | | |
| | | BRANCH | | |
| | | PAGE 3 OF 109 | | |
| | | SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS> | | |

8

7

6

BOM Variants

| BOM NUMBER | BOM NAME | BOM OPTIONS |
|------------|---------------------|--------------------------------------|
| 630-9923 | PCBA,MLB,BETTER,K24 | K24_COMMON,CPU_2_26GHZ,EEF_6GC,KB_BL |
| 630-9924 | PCBA,MLB,BEST,K24 | K24_COMMON,CPU_2_53GHZ,EEF_6GD,KB_BL |

Bar Code Labels / EEE #'s

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|----------------------------------|---------------|----------|------------|
| 826-4393 | 1 | LHL, P/N LABEL, PCB, 28MM X 6 MM | [EEE:6G4] | CRITICAL | EEE_6G4 |
| 826-4393 | 1 | LHL, P/N LABEL, PCB, 28MM X 6 MM | [EEE:6GC] | CRITICAL | EEE_6GC |
| 826-4393 | 1 | LHL, P/N LABEL, PCB, 28MM X 6 MM | [EEE:6GD] | CRITICAL | EEE_6GD |

BOM Groups

| BOM GROUP | BOM OPTIONS |
|----------------|--|
| K24_COMMON | COMMON,ALTERNATE,K24_MCP,K24_MISC,K24_DEBUG_PROD,K24_PROGPARTS |
| K24_MCP | MCP_B03,BOOT_MODE_USER,MCPSEQ_SMC |
| K24_MISC | ONEWIRE_PU,DP_ESD,MIKEY,BKLT_PROD,SUPERCAP_NO,LDO_NO |
| K24_PROGPARTS | BOOTROM_PROD,SMC_PROD,IR_PROD,WELLSPRING_PROD |
| K24_DEBUG_ENG | DEVEL_BOM,SMC_DEBUG_YES,XDP |
| K24_DEBUG_PVT | DEVEL_BOM,BMON_PROD,SMC_DEBUG_YES,XDP,NO_VREFMRGN |
| K24_DEBUG_PROD | BMON_PROD,SMC_DEBUG_YES,XDP,LPCPLUS_NOT,NO_VREFMRGN |
| K24_DEVEL_ENG | BMON_ENG,XDP_CONN,LPCPLUS,VREFMRGN,FWPHY_WAKE_YES |
| K24_DEVEL_PVT | LPCPLUS |

Module Parts

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---|---------------|----------|-------------|
| 337S3646 | 1 | PDC_SLGR8_PQ2, 2.0, 25W, 1066, MO, 3M, BGA | U1000 | CRITICAL | CPU_2_0GHZ |
| 337S3704 | 1 | PDC_SLGR2_PQ2, 2.26, 25W, 1066, RO, 3M, BGA | U1000 | CRITICAL | CPU_2_26GHZ |
| 337S3639 | 1 | PDC_SLB4H_PQ2, 2.4, 25W, 1066, MO, 3M, BGA | U1000 | CRITICAL | CPU_2_4GHZ |
| 337S3756 | 1 | PDC_SLGP3_PQ2, 2.53, 25W, 1066, RO, 3M, BGA | U1000 | CRITICAL | CPU_2_53GHZ |
| 337S3761 | 1 | PDC_SLGLA_PQ2, 2.66, 25W, 1066, RO, 3M, BGA | U1000 | CRITICAL | CPU_2_66GHZ |
| 338S0710 | 1 | IC_GMPC_MCP79, 15X15MM, BGA1437, B03 | U1400 | CRITICAL | MCP_B03 |

Programmable Parts

| | | | | | |
|----------|---|--|-------|----------|------------------|
| 338S0563 | 1 | IC, SMC_HSB/2117, 9K9MM, TLP_HF | U4900 | CRITICAL | SMC_BLANK |
| 341S2445 | 1 | IC, SMC_K24 | U4900 | CRITICAL | SMC_PROG |
| 335S0610 | 1 | IC, FLASH, SPT, 32MBIT, 3.3V, 86MHZ, 8-SOP | U6100 | CRITICAL | BOOTROM_BLANK |
| 341S2441 | 1 | IC, PROGRAM, EFI BOOTROM, UNLOCK_K24 | U6100 | CRITICAL | BOOTROM_PROG |
| 338S0375 | 1 | IC, CY7C63833, ENCORE II, USB CONTROLLER | U4800 | CRITICAL | IR_BLANK |
| 341S2093 | 1 | IC, IR CONTROLLER, M97 | U4800 | CRITICAL | IR_PROG |
| 337S2983 | 1 | IC, PROOC W/ USB, 56 PIN, MLF, CY8C24794 | U5701 | CRITICAL | WELLSPRING_BLANK |
| 341S2503 | 1 | IC, PROGRAM, WELLSPRING CONTROLLER | U5701 | CRITICAL | WELLSPRING_PROG |

LOCKED BOOTROM APN IS 341S2443

Alternate Parts


| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|---------|------------------------------|
| 152S0778 | 152S0693 | | ALL | CYNTEC AS ALTERNATE |
| 152S0796 | 152S0685 | | ALL | CYNTEC AS ALTERNATE |
| 157S0058 | 157S0055 | | ALL | DELTA AS ALTERNATE |
| 104S0018 | 104S0023 | | ALL | DALE/VIEWAS AS ALTERNATE |
| 128S0093 | 128S0218 | | ALL | KEMET AS ALTERNATE |
| 152S0874 | 152S0516 | | ALL | MAGLAYERS AS ALTERNATE |
| 152S0847 | 152S0586 | | ALL | MAGLAYERS AS ALTERNATE |
| 152S1025 | 152S1024 | | ALL | TOKO AS ALTERNATE |
| 337S3769 | 337S3704 | | ALL | INTEL P7550 CPU AS ALTERNATE |
| 353S2718 | 353S2310 | | ALL | INTERTEC AS ALTERNATE |

DEVELOPMENT BOM

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|-------------------------|---------------|----------|------------|
| 085-0741 | 1 | K24 MLB DEVELOPMENT BOM | DEVEL | CRITICAL | DEVEL_BOM |


K24 BOARD STACK-UP


| Top | SIGNAL |
|--------|--------------------|
| 2 | GROUND |
| 3 | SIGNAL(High Speed) |
| 4 | SIGNAL(High Speed) |
| 5 | GROUND |
| 6 | POWER |
| 7 | POWER |
| 8 | GROUND |
| 9 | SIGNAL(High Speed) |
| 10 | SIGNAL(High Speed) |
| 11 | GROUND |
| BOTTOM | SIGNAL |


| | | | |
|--|----------------|---|-------|
| SYNC MASTER=M97 MLB | | A | |
| PAGE TITLE | | | |
| BOM Configuration | | | |
|  Apple Inc. | DRAWING NUMBER | | SHEET |
| | 051-7898 | | D |
| | REVISION | | |
| C.0.0 | | | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | PAGE | |
| | | 4 OF 109 | |
| | | SHEET | |
| | | <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS> | |


| | | | | | | | |
|---|---|---|---|---|---|---|---|
| 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| Revision History | | | | | | | |
| D | | | | | | | D |
| C | | | | | | | C |
| B | | | | | | | B |
| A | | | | | | | A |
| NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping. | | | | | | | |
| 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |

| | | | | | | | | |
|------------------------------|--|---|--|---|------------------------|--|---|--|
| 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | |
| Functional Test Points | | | | | | | | |
| D | Fan Connectors | | RIGHT CLUTCH CONN | | DEBUG VOLTAGE | | | |
| | 6030 | TRUE PP5V S0 (NEED 3 TP) 603 705 | 6030 | TRUE PP5V S3 BTCAMERA F 2907 | 6030 | TRUE PPVCORE S0 CPU 707 | D | |
| | 6031 | TRUE FAN RT PWM 4784 | 6031 | TRUE PCIE MINI D2R P 1686 2907 7503 | 6031 | TRUE PPVCORE S0 MCP 707 | | |
| | 6032 | TRUE FAN RT TACH 4704 | 6032 | TRUE PCIE MINI D2R N 1686 2907 7503 | 6032 | TRUE PP0V75 S0 707 | | |
| | (NEED TO ADD 3 GND TP) | | 6033 | TRUE PCIE MINI R2D P 2907 7503 | 6033 | TRUE PP1V05 S0 707 | | |
| | MIC FUNC_TEST | | 6034 | TRUE PCIE MINI R2D N 2907 7503 | 6034 | TRUE PP1V5 S0 705 | | |
| | 6035 | TRUE BI MIC LO 5602 5781 | 6035 | TRUE PCIE CLK100M MINI CONN P 2907 7503 | 6035 | TRUE PP1V8 S0 786 | | |
| | 6036 | TRUE BI MIC HI 5602 5781 | 6036 | TRUE PCIE CLK100M MINI CONN N 2907 7503 | 6036 | TRUE PP5V S0 607 705 | | |
| | 6037 | TRUE BI MIC SHIELD 5602 5781 | 6037 | TRUE USB CAMERA CONN P 2987 7603 | 6037 | TRUE PP3V3 S0 705 | | |
| | SPEAKER FUNC_TEST | | 6038 | TRUE USB CAMERA CONN N 2987 7603 | 6038 | TRUE PP1V5 S3 703 | | |
| | 6039 | TRUE SPKRAMP L N_OUT 5562 5682 | 6039 | TRUE PP5V WLAN 603 2905 (NEED 2 TP) | 6039 | TRUE PP3V3 S3 685 703 | | |
| C | 6040 | TRUE SPKRAMP L P_OUT 5582 5682 | 6040 | TRUE PCIE WAKE L 1686 2907 | 6040 | TRUE PP5V S3 703 | C | |
| | 6041 | TRUE SPKRAMP R N_OUT 5582 5682 | 6041 | TRUE SMBUS SMC A S3_SCL 605 4302 7903 | 6041 | TRUE PP1V1R1V05 S5 783 | | |
| | 6042 | TRUE SPKRAMP R P_OUT 5582 5682 | 6042 | TRUE SMBUS SMC A S3_SDA 605 4302 7903 | 6042 | TRUE PP3V3 S5 783 | | |
| | 6043 | TRUE SPKRAMP SUB N_OUT 5582 5682 | 6043 | TRUE CONN USB2_BT_P 2987 7603 | 6043 | TRUE PP3V42 G3H 6A7 685 701 | | |
| | 6044 | TRUE SPKRAMP SUB P_OUT 5582 5682 | 6044 | TRUE CONN USB2_BT_N 2987 7683 | 6044 | TRUE PPBUS G3H 701 | | |
| | THERMAL FUNC_TEST | | 6045 | TRUE MINI_CLKREQ_O_L 2907 | 6045 | TRUE PP3V3_ENET_PHY 785 | | |
| | 6046 | TRUE MCPTHMSNS_D2_P 4685 8003 | 6046 | TRUE MINI_RESET_CONN_L 29A7 | 6046 | TRUE PP1V2R1V05_ENET 785 | | |
| | 6047 | TRUE MCPTHMSNS_D2_N 4685 8003 | 6047 | (NEED TO ADD 6 GND TP) | 6047 | TRUE PP3V3_G3_RTC 2008 21A5 2404 | | |
| | LVDS FUNC_TEST | | 6048 | TRUE PP3V3_S3_LDO 603 4984 4903 | 6048 | TRUE PP5V WLAN 605 2905 | | |
| | 6049 | TRUE PP3V3_S0_LCD_F 6803 | 6049 | TRUE PP18V5_S3 603 4901 4903 | 6049 | TRUE PP5V_SW_ODD 687 37D3 | | |
| B | 6050 | TRUE PPVOUT_S0_LCDBKLT 603 6882 7101 | 6050 | TRUE Z2_CS_L 4808 4903 | 6050 | TRUE PP5V_S0_HDD_FLT 687 37B6 | B | |
| | 6051 | TRUE LVDS_IG_DDC_CLK 1783 6805 | 6051 | TRUE Z2_DEBUG3 4808 4903 | 6051 | TRUE PP3V3_S5_AVREF_SMC 4004 4105 | | |
| | 6052 | TRUE LVDS_IG_DDC_DATA 1783 6805 | 6052 | TRUE Z2_MOSI 4808 4903 | 6052 | TRUE PP18V5_S3 605 4901 4903 | | |
| | 6053 | TRUE LVDS_IG_A_DATA_N<0> 1783 6802 7583 | 6053 | TRUE Z2_SCLK 4808 4903 | 6053 | TRUE PP3V3_S3_LDO 605 4984 4903 | | |
| | 6054 | TRUE LVDS_IG_A_DATA_P<0> 1783 6802 7583 | 6054 | TRUE Z2_MISO 4808 4903 | 6054 | TRUE PP3V3_LCDVDD_SW_F 607 6802 | | |
| | 6055 | TRUE LVDS_IG_A_DATA_N<1> 1783 6802 7583 | 6055 | TRUE Z2_SCLK 4808 4903 | 6055 | TRUE PPVOUT_S0_LCDBKLT 607 6882 7101 | | |
| | 6056 | TRUE LVDS_IG_A_DATA_P<1> 1783 6802 7583 | 6056 | TRUE Z2_BOOST_EN 4903 4905 | 6056 | TRUE PP4V5_AUDIO_ANALOG 42A5 5202 5207 | | |
| | 6057 | TRUE LVDS_IG_A_DATA_N<2> 1783 6802 7583 | 6057 | TRUE Z2_HOST_INTN 4808 4903 | 6057 | TRUE SMC_PM_G2_EN 4005 4005 6608 | | |
| | 6058 | TRUE LVDS_IG_A_DATA_P<2> 1783 6802 7583 | 6058 | TRUE Z2_CLKIN 4806 4903 | 6058 | TRUE PM_SLP_S4_L 2003 4005 41A2 6608 | | |
| | 6059 | TRUE LVDS_IG_A_CLK_F_N 6802 7583 | 6059 | TRUE Z2_KEY_ACT_L 4808 4901 | 6059 | TRUE PM_SLP_S3_L 2003 3287 35A5 4005 6605 70D8 | | |
| A | 6060 | TRUE LVDS_IG_A_CLK_F_P 6802 7583 | 6060 | TRUE Z2_RESET 4808 4901 | DC POWER CONN | | | |
| | 6061 | TRUE LED_RETURN_1 6883 7181 | 6061 | TRUE PSOC_MISO 4808 4901 | 6060 | TRUE PP18V5_DCIN_FUSE (NEED 3 TP) 5806 | A | |
| | 6062 | TRUE LED_RETURN_2 6883 7181 | 6062 | TRUE PSOC_MOSI 4808 4901 | 6061 | TRUE ADAPTER_SENSE 5807 | | |
| | 6063 | TRUE LED_RETURN_3 6883 7181 | 6063 | TRUE PSOC_SCLK 4808 4901 | (NEED TO ADD 4 GND TP) | | | |
| | 6064 | TRUE LED_RETURN_4 6883 7181 | 6064 | TRUE PSOC_SCLK 4808 4901 | | | | |
| | 6065 | TRUE LED_RETURN_5 6883 7181 | 6065 | TRUE SMBUS_SMC_A_S3_SDA 605 4302 7903 | | | | |
| | 6066 | TRUE LED_RETURN_6 6883 71A1 | 6066 | TRUE SMBUS_SMC_A_S3_SCL 605 4302 7903 | | | | |
| | 6067 | TRUE TP_BKL_SYNC 6802 | 6067 | TRUE PSOC_F_CS_L 4808 4901 | | | | |
| | (NEED TO ADD 5 GND TP) | | 6068 | TRUE PICKB_L 4806 4901 | | | | |
| | SATA ODD CONN | | KEYBOARD CONN | | | | | |
| 6069 | TRUE PP5V_SW_ODD (NEED 4 TP) 603 3703 | 6069 | TRUE PP3V3_S3 603 703 | | | | | |
| 6070 | TRUE SMC_ODD_DETECT 3707 4088 | 6070 | TRUE PP3V42_G3H 6A7 603 701 | | | | | |
| 6071 | TRUE SATA_ODD_D2R_C_P 3706 75A3 | 6071 | TRUE WS_KBD1 4806 4802 | | | | | |
| 6072 | TRUE SATA_ODD_D2R_C_N 3706 75A3 | 6072 | TRUE WS_KBD2 4806 4802 | | | | | |
| 6073 | TRUE SATA_ODD_R2D_P 3706 75A3 | 6073 | TRUE WS_KBD3 4806 4802 | | | | | |
| 6074 | TRUE SATA_ODD_R2D_N 6A7 3706 75A3 | 6074 | TRUE WS_KBD4 4806 4802 | | | | | |
| (NEED TO ADD 4 GND TP) | | 6075 | TRUE WS_KBD5 4806 4802 | | | | | |
| SATA HDD/IR/SIL | | 6076 | TRUE WS_KBD6 4806 4802 | | | | | |
| 6078 | TRUE PP5V_S0_HDD_FLT (NEED 4 TP) 603 3786 | 6077 | TRUE WS_KBD7 4806 4802 | | | | | |
| 6079 | TRUE SATA_HDD_R2D_P 37A5 75A3 | 6078 | TRUE WS_KBD8 4806 4802 | | | | | |
| 6080 | TRUE SATA_HDD_R2D_N 37A5 75A3 | 6079 | TRUE WS_KBD9 4806 4802 | | | | | |
| 6081 | TRUE SATA_HDD_D2R_C_P 37B5 75A3 | 6080 | TRUE WS_KBD10 4806 4802 | | | | | |
| 6082 | TRUE SATA_HDD_D2R_C_N 37B5 75A3 | 6081 | TRUE WS_KBD11 4806 4802 | | | | | |
| 6083 | TRUE SYS_LED_ANODE_R 37A7 | 6082 | TRUE WS_KBD12 4806 4802 | | | | | |
| 6084 | TRUE IR_RX_OUT 37A7 3904 | 6083 | TRUE WS_KBD13 4806 4802 | | | | | |
| 6085 | TRUE PP5V_S3_IR_R 37A7 | 6084 | TRUE WS_KBD14 4802 4806 | | | | | |
| (NEED TO ADD 4 GND TP) | | 6085 | TRUE WS_KBD15_CAP 4802 | | | | | |
| BATT POWER CONN | | 6086 | TRUE WS_KBD16_NUM 4802 | | | | | |
| 6086 | TRUE SMBUS_SMC_BSA_SCL 6A7 4305 7903 | 6087 | TRUE WS_KBD17 4802 4806 | | | | | |
| 6087 | TRUE SMBUS_SMC_BSA_SDA 4305 7903 | 6088 | TRUE WS_KBD18 4802 4807 | | | | | |
| 6088 | TRUE SYS_DETECT_L 58A8 | 6089 | TRUE WS_KBD19 4802 4807 | | | | | |
| 6089 | TRUE BATT_POS_F (NEED 3 TP) 58A7 58B8 59A3 | 6090 | TRUE WS_KBD20 4802 4807 | | | | | |
| (NEED TO ADD 3 GND TP) | | 6091 | TRUE WS_KBD21 4802 4807 | | | | | |
| BATT SIGNAL CONN (NEED 3 TP) | | 6092 | TRUE WS_KBD22 4802 4807 | | | | | |
| 6090 | TRUE PP3V42_G3H (NEED 3 TP) 685 603 701 | 6093 | TRUE WS_KBD23 4802 4807 | | | | | |
| 6091 | TRUE SMBUS_SMC_BSA_SCL 6A7 4305 7903 | 6094 | TRUE WS_KBD_ONOFF_L 4802 | | | | | |
| 6092 | TRUE SMBUS_SMC_BSA_SCL 6A7 4305 7903 | 6095 | TRUE WS_LEFT_SHIFT_KBD 4883 4885 4802 | | | | | |
| 6093 | TRUE SMC_BIL_BUTTON_L 4005 5804 | 6096 | TRUE WS_LEFT_OPTION_KBD 4883 4885 4802 | | | | | |
| 6094 | TRUE SMC_LID_R 5802 | 6097 | TRUE WS_CONTROL_KBD 4883 4885 4802 | | | | | |
| (NEED TO ADD 5 GND TP) | | 6098 | (NEED TO ADD 1 GND TP) | | | | | |
| | | KBD BACKLIGHT CONN | | | | | | |
| | | 6099 | TRUE KBDLED_ANODE (NEED 2 TP) 49A4 | | | | | |
| | | 6100 | TRUE SMC_KDBLED_PRESENT_L 49A4 49A6 | | | | | |
| | | (NEED TO ADD 2 GND TP) | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |











SYNC FROM T18
CHANGE CPU FROM SOCKET TO BGA SYMBOL


| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=T18 MLB | | SYNC DATE=12/12/2007 | |
| PAGE TITLE | | | |
| CPU Power & Ground | | | |
|  Apple Inc. | | BOARDING NUMBER | SIZE |
| | | 051-7898 | D |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | REVISION | |
| | | C.0.0 | |
| CURRENT DESIGN SHEET | | BRANCH | |
| | | PAGE | 11 OF 109 |
| CURRENT DESIGN SHEET | | SHEET | |
| | | | |



```

SYNC FROM T18
REMOVE NO STUFF CAPS C1220 TO C1231
REMOVE C1244 & C1245
CHANGE C1240-C1243 AND C1260 FROM 128S0241(9 MILLI-OHM) TO 128S0231(6 MILLI-OHM)

```

| | | | |
|---|----------------|----------------------|--|
| SYNC MASTER=RAYMOND | | SYNC DATE=03/31/2008 | |
| PAGE TITLE | | | |
| CPU Decoupling | | | |
|  Apple Inc. | DRAWING NUMBER | SIZE | |
| | 051-7898 | D | |
| | REVISION | | |
| | C.0.0 | | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | |
| I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR CITE IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS ARE RESERVED | | 12 OF 109 | |
| SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS> | | | |

D

D

C




B


B


A


A








| | | | |
|---|----------------|---|-------|
| SYNC MASTER=T18 MLB | | SYNC DATE=04/04/2008 | |
| PAGE TITLE | | | |
| MCP Memory Misc | | | |
|  | DRAWING NUMBER | | SHEET |
| | 051-7898 | | D |
| REVISION | | C.0.0 | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | 16 OF 109 | |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS> | |
| IV ALL RIGHTS RESERVED | | | |






| Network Interface Select | |
|--------------------------|-------------|
| Interface | ENET_TXD<0> |
| RGMII | 1 |
| MII | 0 |


NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.


RGB DAC Disable:
Okay to float all RGB_DAC signals.
DDC_CLK0/DDC_DATA0 pull-ups still required.


TV DAC Disable:
Okay to float all TV_DAC signals.
Okay to float XTALIN_TV and XTALOUT_TV.
DDC_CLK0/DDC_DATA0 pull-ups still required.


WF: IFP is capable of LVDS (1.8V) or TMDS (3.3V), need aliases


| | | | |
|---|--|--|-------|
| SYNC MASTER=T18 MLB | | SYNC DATE=04/04/2008 | |
| PAGE TITLE | | | |
| MCP Ethernet & Graphics | | | |
|  Apple Inc. | | DRAWING NUMBER | SHEET |
| | | 051-7898 | D |
| | | REVISION | |
| | | C.0.0 | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | 18 OF 109 | |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS> | |
| IV ALL RIGHTS RESERVED | | | |




| | | | |
|---|--|----------------------|------------|
| SYNC MASTER=T18 MLB | | SYNC DATE=04/04/2008 | |
| PAGE TITLE | | | |
| MCP PCI & LPC | | | |
|  Apple Inc. | | DRAWING NUMBER | SHEET |
| | | 051-7898 | D |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | REVISION | |
| | | C.0.0 | |
| BRANCH | | PAGE | |
| | | 19 | OF 109 |
| CURRENT DESIGN SHEET | | SHEET | |
| | | | OF <TOTAL> |







| | | | |
|---|--|----------------------|--|
| SYNC MASTER=T18 MLB | | SYNC DATE=04/04/2008 | |
| PAGE TITLE | | | |
| MCP Power & Ground | | | |
| DRAWING NUMBER | | SHEET | |
| 051-7898 | | D | |
| REVISION | | C.0.0 | |
| BRANCH | | | |
| PAGE | | 22 OF 109 | |
| SHEET | | | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | | |



Page Notes

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PP3V3_S5_VREFMRGN
- =PPVTT_S3_DDR_BUF

Signal aliases required by this page:

- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

VREFMRGN
NO_VREFMRGN

DAC channel
Min DAC code
Max DAC code
Max sink I
Max source I
Nominal Vref
Min Vref
Max Vref
Vref Stepping
(per DAC LSB)

MEM A VREF DQ

MEM A VREF CA

MEM B VREF DQ

MEM B VREF CA

CPU FSB VREF

A
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV


B
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV

A
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV

B
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV

C
0x00
0x55
-0.91 mA
0.52 mA
0.70 V
0.091 V
1.044 V
11.2 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately
(i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|------------------------------|---------------|----------|-------------|
| 116S0004 | 1 | RES,MTL FILM,0.5%,0402,SM,LF | R2903 | CRITICAL | NO_VREFMRGN |
| 116S0004 | 1 | RES,MTL FILM,0.5%,0402,SM,LF | R2905 | CRITICAL | NO_VREFMRGN |
| 116S0004 | 1 | RES,MTL FILM,0.5%,0402,SM,LF | R2909 | CRITICAL | NO_VREFMRGN |
| 116S0004 | 1 | RES,MTL FILM,0.5%,0402,SM,LF | R2911 | CRITICAL | NO_VREFMRGN |


SYNC MASTER=BEN SYNC DATE=03/31/2008


FSB/DDR3 Vref Margining

Apple Inc.
051-7898
C.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED
PAGE 29 OF 109
SHEET 1 OF 1
DESIGN SHEETS

BOM options provided by this page:
(NONE)



| | | | |
|---|--|--|------|
| SYNC MASTER=BEN | | SYNC DATE=06/30/2008 | |
| PAGE TITLE | | | |
| DDR3 SO-DIMM Connector A | | | |
|  Apple Inc. | | DRAWING NUMBER | SIZE |
| | | 051-7898 | D |
| | | REVISION | |
| | | C.0.0 | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | |
| I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | 31 OF 109 | |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS> | |
| IV ALL RIGHTS RESERVED | | | |

Page Notes

Power aliases required by this page:


- =P1V5_S0_MEM_B
- =P1V5_S3_MEM_B
- =PP0V75_S0_MEM_VTT_B
- =PPSPD_S0_MEM_B (2.5 - 3.3V)

Signal aliases required by this page:


- =I2C_S0DIMMB_SCL
- =I2C_S0DIMMB_SDA

BCM options provided by this page:
(NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)




DDR3 GROUND RETURN CAPS (MCP SIDE)





"Expansion" (bottom) slot

| | | | |
|---|--|----------------------|--|
| SYNC MASTER=BEN | | SYNC DATE=05/09/2008 | |
| PAGE TITLE | | | |
| DDR3 SO-DIMM Connector B | | | |
| Apple Inc. | | DRAWING NUMBER | |
| 051-7898 | | D | |
| REVISION | | C.0.0 | |
| BRANCH | | PAGE | |
| 32 OF 109 | | SHEET | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | | |


<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>








| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---------------------------------------|---------------|----------|------------|
| 516-0225 | 1 | CONN,SD CARD READER,OPTN B,HF,K19/K24 | J3500 | CRITICAL | |

| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=VEMURI | | SYNC DATE=01/30/2009 | |
| PAGE TITLE | | | |
| SECUREDIGITAL CARD READER | | | |
|  Apple Inc. | | DRAWING NUMBER | 051-7898 |
| | | REVISION | C.0.0 |
| | | BRANCH | |
| | | PAGE | 35 OF 109 |
| | | SHEET | |
| | | SHEET> OF <TOT | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | | |

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>



| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|--------------------------|---------------|----------|------------|
| 114S0558 | 1 | RES,0.68 OHM,1%,0402,SMD | R4100 | CRITICAL | |

D

D

C

C

B

B

A

A

SYNC MASTER=K19 MLB SYNC DATE=11/02/2008

PAGE TITLE

FireWire LLC/PHY (FW643)

DRAWING NUMBER 051-7898 D

REVISION C.0.0

BRANCH

PAGE 41 OF 109

SHEET

IV ALL RIGHTS RESERVED

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

D

C

B

A

D

D

D

D

D

D

D

C

- B



C

C




B





A





A











8 7 6 5 4 3 2 1

LPC+SPI Connector

CRITICAL
LPCPLUS
J5100
55909-0374
M-ST-SM

4208 4207 701 =PP3V3 S5 LPCPLUS
705 =PP5V S0 LPCPLUS

LPC CLK33M LPCPLUS
LPC AD<0>
LPC AD<1>
LPC AD<2>
LPC AD<3>
SPI ALT MOSI
SPI ALT MISO
LPC FRAME L
PM CLKRUN L
SMC TMS
DEBUG RESET L
SMC TDO
SMC TRST L
SMC MDI
SMC TX L
LPC CLK33M LPCPLUS
LPC AD<2>
LPC AD<3>
SPIROM USE MLB
SPI ALT CLK
SPI ALT CS L
LPC SERIRO
LPC PWRDWN L
SMC TDI
SMC TCK
SMC RESET L
SMC NMI
SMC RX L
LPCPLUS GPIO

2481 76C3
1883 40C8 76C3
1883 40C8 76C3
4287
4205 76A3
4285
1887 40C8
18C3 40C5
4085 4182
4085 4182
40C3 41D6
40C1
38A8 4088 40C5 4182
1787

516S0573

Alternate SPI ROM Support

51C6 4285 7A3 =PP3V3 S5 ROM
4208 4207 701 =PP3V3 S5 LPCPLUS
LPCPLUS
C5114
0.1UF
20%
10V
CERM
402

76A3 42A5 20B3 SPI CLK R
76A3 42A5 20B3 SPI MOSI R
R5190
10K
5%
1/16W
MP-LF
402

R5191
10K
5%
1/16W
MP-LF
402

SEL HIGH OUTPUTS TO D (ON BOARD ROM)
SEL LOW OUTPUTS TO M (FRANKCARD ROM)

4205 4207 701 =PP3V3 S5 LPCPLUS
R5140
100K
5%
1/16W
MP-LF
402

76A3 42A5 20B3 SPI MISO
76A3 20B3 SPI CS0 R L
4205 4207 701 =PP3V3 S5 LPCPLUS
=SPI CS1 R L USE MLB
SPIROM USE MLB
MAKE_BASE=TRUE
LPCPLUS NOT
R5146
20K
5%
1/16W
MP-LF
402
PLACEMENT_NOTE=PLACE NEXT TO U1400

LPCPLUS
C5124
0.1UF
20%
10V
CERM
402

SPI ALT MISO
SPI ALT CS L
SPI MISO MUX
SPI MLB CS L
R5144
20K
5%
1/16W
MP-LF
402
=PP3V3 S5 ROM 7A3 4207 51C6

U5110
PI3USB102ZLE
TQFN
CRITICAL
SEL
GND
OE
M+
M-
D+
D-
VCC
GND

SPI ALT CLK
SPI ALT MOSI
SPI CLK MUX
SPI MOSI MUX

4203 76A3
4205 76A3
42A8 51C6
42A8 51C3

U5120
PI3USB102ZLE
TQFN
CRITICAL
SEL
GND
OE
M+
M-
D+
D-
VCC
GND

SPI ALT MISO
SPI ALT CS L
SPI MISO MUX
SPI MLB CS L

4205 76A3
4203
42A8 51C3

SPI MUX BYPASS

LPCPLUS NOT
R5156
5%
1/16W
MP-LF
402

LPCPLUS NOT
R5157
5%
1/16W
MP-LF
402

LPCPLUS NOT
R5158
5%
1/16W
MP-LF
402

51C6 42C5 SPI CLK MUX
51C3 42C5 SPI MOSI MUX
51C3 4285 SPI MISO MUX

SPI CLK R
SPI MOSI R
SPI MISO

20B3 42C8 76A3
20B3 4207 76A3
20B3 4287 76A3

8 7 6 5 4 3 2 1

SYNC MASTER=CHANGZHANG SYNC DATE=05/09/2008

LPC+SPI Debug Connector

Apple Inc.

051-7898 D

C.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

51 OF 109

CURRENT DESIGN SHEET OF TOTAL

8 7 6 5 4 3 2 1

Alternate SPI ROM Support



SPI MUX BYPASS

LPC+SPI Connector

CRITICAL
LPCPLUS
J5100
55909-0374
M-ST-SM

Connector Pinout Table:

| Pin | Signal | Pin | Signal |
|-----|--------------------|-----|--------------|
| 1 | LPC CLK33M LPCPLUS | 24 | SMC TCK |
| 2 | LPC AD<2> | 25 | SMC TRST L |
| 3 | LPC AD<1> | 26 | SMC MDI |
| 4 | LPC AD<0> | 27 | SMC TX L |
| 5 | LPC AD<3> | 28 | SMC RX L |
| 6 | LPC AD<2> | 29 | LPCPLUS_GPIO |
| 7 | LPC AD<1> | 30 | LPCPLUS_GPIO |
| 8 | LPC AD<0> | 31 | LPCPLUS_GPIO |
| 9 | SPI ALT MOSI | 32 | LPCPLUS_GPIO |
| 10 | SPI ALT MISO | 33 | LPCPLUS_GPIO |
| 11 | LPC FRAME L | 34 | LPCPLUS_GPIO |
| 12 | PM CLKRUN L | 35 | LPCPLUS_GPIO |
| 13 | SMC TMS | 36 | LPCPLUS_GPIO |
| 14 | DEBUG RESET L | 37 | LPCPLUS_GPIO |
| 15 | SMC TDO | 38 | LPCPLUS_GPIO |
| 16 | SMC TRST L | 39 | LPCPLUS_GPIO |
| 17 | SMC MDI | 40 | LPCPLUS_GPIO |
| 18 | SMC TX L | 41 | LPCPLUS_GPIO |
| 19 | LPC PWRDN L | 42 | LPCPLUS_GPIO |
| 20 | SMC TDI | 43 | LPCPLUS_GPIO |
| 21 | SMC TCK | 44 | LPCPLUS_GPIO |
| 22 | SMC TRST L | 45 | LPCPLUS_GPIO |
| 23 | SMC MDI | 46 | LPCPLUS_GPIO |
| 24 | SMC RX L | 47 | LPCPLUS_GPIO |
| 25 | LPCPLUS_GPIO | 48 | LPCPLUS_GPIO |
| 26 | LPCPLUS_GPIO | 49 | LPCPLUS_GPIO |
| 27 | LPCPLUS_GPIO | 50 | LPCPLUS_GPIO |
| 28 | LPCPLUS_GPIO | 51 | LPCPLUS_GPIO |
| 29 | LPCPLUS_GPIO | 52 | LPCPLUS_GPIO |
| 30 | LPCPLUS_GPIO | 53 | LPCPLUS_GPIO |
| 31 | LPCPLUS_GPIO | 54 | LPCPLUS_GPIO |
| 32 | LPCPLUS_GPIO | 55 | LPCPLUS_GPIO |
| 33 | LPCPLUS_GPIO | 56 | LPCPLUS_GPIO |
| 34 | LPCPLUS_GPIO | 57 | LPCPLUS_GPIO |
| 35 | LPCPLUS_GPIO | 58 | LPCPLUS_GPIO |
| 36 | LPCPLUS_GPIO | 59 | LPCPLUS_GPIO |
| 37 | LPCPLUS_GPIO | 60 | LPCPLUS_GPIO |
| 38 | LPCPLUS_GPIO | 61 | LPCPLUS_GPIO |
| 39 | LPCPLUS_GPIO | 62 | LPCPLUS_GPIO |
| 40 | LPCPLUS_GPIO | 63 | LPCPLUS_GPIO |
| 41 | LPCPLUS_GPIO | 64 | LPCPLUS_GPIO |
| 42 | LPCPLUS_GPIO | 65 | LPCPLUS_GPIO |
| 43 | LPCPLUS_GPIO | 66 | LPCPLUS_GPIO |
| 44 | LPCPLUS_GPIO | 67 | LPCPLUS_GPIO |
| 45 | LPCPLUS_GPIO | 68 | LPCPLUS_GPIO |
| 46 | LPCPLUS_GPIO | 69 | LPCPLUS_GPIO |
| 47 | LPCPLUS_GPIO | 70 | LPCPLUS_GPIO |
| 48 | LPCPLUS_GPIO | 71 | LPCPLUS_GPIO |
| 49 | LPCPLUS_GPIO | 72 | LPCPLUS_GPIO |
| 50 | LPCPLUS_GPIO | 73 | LPCPLUS_GPIO |
| 51 | LPCPLUS_GPIO | 74 | LPCPLUS_GPIO |
| 52 | LPCPLUS_GPIO | 75 | LPCPLUS_GPIO |
| 53 | LPCPLUS_GPIO | 76 | LPCPLUS_GPIO |
| 54 | LPCPLUS_GPIO | 77 | LPCPLUS_GPIO |
| 55 | LPCPLUS_GPIO | 78 | LPCPLUS_GPIO |
| 56 | LPCPLUS_GPIO | 79 | LPCPLUS_GPIO |
| 57 | LPCPLUS_GPIO | 80 | LPCPLUS_GPIO |
| 58 | LPCPLUS_GPIO | 81 | LPCPLUS_GPIO |
| 59 | LPCPLUS_GPIO | 82 | LPCPLUS_GPIO |
| 60 | LPCPLUS_GPIO | 83 | LPCPLUS_GPIO |
| 61 | LPCPLUS_GPIO | 84 | LPCPLUS_GPIO |
| 62 | LPCPLUS_GPIO | 85 | LPCPLUS_GPIO |
| 63 | LPCPLUS_GPIO | 86 | LPCPLUS_GPIO |
| 64 | LPCPLUS_GPIO | 87 | LPCPLUS_GPIO |
| 65 | LPCPLUS_GPIO | 88 | LPCPLUS_GPIO |
| 66 | LPCPLUS_GPIO | 89 | LPCPLUS_GPIO |
| 67 | LPCPLUS_GPIO | 90 | LPCPLUS_GPIO |
| 68 | LPCPLUS_GPIO | 91 | LPCPLUS_GPIO |
| 69 | LPCPLUS_GPIO | 92 | LPCPLUS_GPIO |
| 70 | LPCPLUS_GPIO | 93 | LPCPLUS_GPIO |
| 71 | LPCPLUS_GPIO | 94 | LPCPLUS_GPIO |
| 72 | LPCPLUS_GPIO | 95 | LPCPLUS_GPIO |
| 73 | LPCPLUS_GPIO | 96 | LPCPLUS_GPIO |
| 74 | LPCPLUS_GPIO | 97 | LPCPLUS_GPIO |
| 75 | LPCPLUS_GPIO | 98 | LPCPLUS_GPIO |
| 76 | LPCPLUS_GPIO | 99 | LPCPLUS_GPIO |
| 77 | LPCPLUS_GPIO | 100 | LPCPLUS_GPIO |
| 78 | LPCPLUS_GPIO | 101 | LPCPLUS_GPIO |
| 79 | LPCPLUS_GPIO | 102 | LPCPLUS_GPIO |
| 80 | LPCPLUS_GPIO | 103 | LPCPLUS_GPIO |
| 81 | LPCPLUS_GPIO | 104 | LPCPLUS_GPIO |
| 82 | LPCPLUS_GPIO | 105 | LPCPLUS_GPIO |
| 83 | LPCPLUS_GPIO | 106 | LPCPLUS_GPIO |
| 84 | LPCPLUS_GPIO | 107 | LPCPLUS_GPIO |
| 85 | LPCPLUS_GPIO | 108 | LPCPLUS_GPIO |
| 86 | LPCPLUS_GPIO | 109 | LPCPLUS_GPIO |
| 87 | LPCPLUS_GPIO | 110 | LPCPLUS_GPIO |
| 88 | LPCPLUS_GPIO | 111 | LPCPLUS_GPIO |
| 89 | LPCPLUS_GPIO | 112 | LPCPLUS_GPIO |
| 90 | LPCPLUS_GPIO | 113 | LPCPLUS_GPIO |
| 91 | LPCPLUS_GPIO | 114 | LPCPLUS_GPIO |
| 92 | LPCPLUS_GPIO | 115 | LPCPLUS |



8 7 6 5 4 3 2 1

LPC+SPI Connector

CRITICAL
LPCPLUS
J5100
55909-0374
M-ST-SM

4208 4207 701 =PP3V3 S5 LPCPLUS
705 =PP5V S0 LPCPLUS

LPC CLK33M LPCPLUS
LPC AD<0>
LPC AD<1>
LPC AD<2>
LPC AD<3>
SPI ALT MOSI
SPI ALT MISO
LPC FRAME L
PM CLKRUN L
SMC TMS
DEBUG RESET L
SMC TDO
SMC TRST L
SMC MDI
SMC TX L
LPC CLK33M LPCPLUS
LPC AD<2>
LPC AD<3>
SPIROM USE MLB
SPI ALT CLK
SPI ALT CS L
LPC SERIRO
LPC PWRDWN L
SMC TDI
SMC TCK
SMC RESET L
SMC NMI
SMC RX L
LPCPLUS GPIO

2481 76C3
1883 40C8 76C3
1883 40C8 76C3
4287
4205 76A3
4285
1887 40C8
18C3 40C5
4085 4182
4085 4182
40C3 41D6
40C1
38A8 4088 40C5 4182
1787

516S0573

Alternate SPI ROM Support

51C6 4285 7A3 =PP3V3 S5 ROM
4208 4207 701 =PP3V3 S5 LPCPLUS
LPCPLUS
C5114
0.1UF
20%
10V
CERM
402

76A3 42A5 20B3 SPI CLK R
76A3 42A5 20B3 SPI MOSI R
R5190
10K
5%
1/16W
MP-LF
402

R5191
10K
5%
1/16W
MP-LF
402

SEL HIGH OUTPUTS TO D (ON BOARD ROM)
SEL LOW OUTPUTS TO M (FRANKCARD ROM)

4205 4207 701 =PP3V3 S5 LPCPLUS
R5140
100K
5%
1/16W
MP-LF
402

76A3 42A5 20B3 SPI MISO
76A3 20B3 SPI CS0 R L
4205 4207 701 =PP3V3 S5 LPCPLUS
=SPI CS1 R L USE MLB
SPIROM USE MLB
MAKE_BASE=TRUE
LPCPLUS NOT
R5146
20K
5%
1/16W
MP-LF
402
PLACEMENT_NOTE=PLACE NEXT TO U1400

LPCPLUS
C5124
0.1UF
20%
10V
CERM
402

SPI ALT MISO
SPI ALT CS L
SPI MISO MUX
SPI MLB CS L
R5144
20K
5%
1/16W
MP-LF
402
=PP3V3 S5 ROM 7A3 4207 51C6

U5110
PI3USB102ZLE
TQFN
CRITICAL
SEL
GND
OE
M+
M-
D+
D-
VCC
GND

SPI ALT CLK
SPI ALT MOSI
SPI CLK MUX
SPI MOSI MUX

4203 76A3
4205 76A3
42A8 51C6
42A8 51C3

U5120
PI3USB102ZLE
TQFN
CRITICAL
SEL
GND
OE
M+
M-
D+
D-
VCC
GND

SPI ALT MISO
SPI ALT CS L
SPI MISO MUX
SPI MLB CS L

4205 76A3
4203
42A8 51C3

SPI MUX BYPASS

LPCPLUS NOT
R5156
5%
1/16W
MP-LF
402

LPCPLUS NOT
R5157
5%
1/16W
MP-LF
402

LPCPLUS NOT
R5158
5%
1/16W
MP-LF
402

51C6 42C5 SPI CLK MUX
51C3 42C5 SPI MOSI MUX
51C3 4285 SPI MISO MUX

SPI CLK R
SPI MOSI R
SPI MISO

20B3 42C8 76A3
20B3 4207 76A3
20B3 4287 76A3

8 7 6 5 4 3 2 1

SYNC MASTER=CHANGZHANG SYNC DATE=05/09/2008

LPC+SPI Debug Connector

Apple Inc.

051-7898 D


C.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

51 OF 109

CURRENT DESIGN SHEET OF TOTAL

8 7 6 5 4 3 2 1



Alternate SPI ROM Support

SPI MUX BYPASS

LPC+SPI Connector

CRITICAL
LPCPLUS
J5100
55909-0374
M-ST-SM

Connector Pinout Table:

| Pin | Signal | Pin | Signal |
|-----|--------------------|-----|--------------|
| 1 | LPC CLK33M LPCPLUS | 24 | SMC TCK |
| 2 | LPC AD<2> | 25 | SMC TRST L |
| 3 | LPC AD<1> | 26 | SMC MDI |
| 4 | LPC AD<0> | 27 | SMC TX L |
| 5 | LPC AD<3> | 28 | SMC RX L |
| 6 | LPC AD<2> | 29 | LPCPLUS_GPIO |
| 7 | LPC AD<1> | 30 | LPCPLUS_GPIO |
| 8 | LPC AD<0> | 31 | LPCPLUS_GPIO |
| 9 | SPI ALT MOSI | 32 | LPCPLUS_GPIO |
| 10 | SPI ALT MISO | 33 | LPCPLUS_GPIO |
| 11 | LPC FRAME L | 34 | LPCPLUS_GPIO |
| 12 | PM CLKRUN L | 35 | LPCPLUS_GPIO |
| 13 | SMC TMS | 36 | LPCPLUS_GPIO |
| 14 | DEBUG RESET L | 37 | LPCPLUS_GPIO |
| 15 | SMC TDO | 38 | LPCPLUS_GPIO |
| 16 | SMC TRST L | 39 | LPCPLUS_GPIO |
| 17 | SMC MDI | 40 | LPCPLUS_GPIO |
| 18 | SMC TX L | 41 | LPCPLUS_GPIO |
| 19 | LPC PWRDN L | 42 | LPCPLUS_GPIO |
| 20 | SMC TDI | 43 | LPCPLUS_GPIO |
| 21 | SMC TCK | 44 | LPCPLUS_GPIO |
| 22 | SMC TRST L | 45 | LPCPLUS_GPIO |
| 23 | SMC MDI | 46 | LPCPLUS_GPIO |
| 24 | SMC RX L | 47 | LPCPLUS_GPIO |
| 25 | LPCPLUS_GPIO | 48 | LPCPLUS_GPIO |
| 26 | LPCPLUS_GPIO | 49 | LPCPLUS_GPIO |
| 27 | LPCPLUS_GPIO | 50 | LPCPLUS_GPIO |
| 28 | LPCPLUS_GPIO | 51 | LPCPLUS_GPIO |
| 29 | LPCPLUS_GPIO | 52 | LPCPLUS_GPIO |
| 30 | LPCPLUS_GPIO | 53 | LPCPLUS_GPIO |
| 31 | LPCPLUS_GPIO | 54 | LPCPLUS_GPIO |
| 32 | LPCPLUS_GPIO | 55 | LPCPLUS_GPIO |
| 33 | LPCPLUS_GPIO | 56 | LPCPLUS_GPIO |
| 34 | LPCPLUS_GPIO | 57 | LPCPLUS_GPIO |
| 35 | LPCPLUS_GPIO | 58 | LPCPLUS_GPIO |
| 36 | LPCPLUS_GPIO | 59 | LPCPLUS_GPIO |
| 37 | LPCPLUS_GPIO | 60 | LPCPLUS_GPIO |
| 38 | LPCPLUS_GPIO | 61 | LPCPLUS_GPIO |
| 39 | LPCPLUS_GPIO | 62 | LPCPLUS_GPIO |
| 40 | LPCPLUS_GPIO | 63 | LPCPLUS_GPIO |
| 41 | LPCPLUS_GPIO | 64 | LPCPLUS_GPIO |
| 42 | LPCPLUS_GPIO | 65 | LPCPLUS_GPIO |
| 43 | LPCPLUS_GPIO | 66 | LPCPLUS_GPIO |
| 44 | LPCPLUS_GPIO | 67 | LPCPLUS_GPIO |
| 45 | LPCPLUS_GPIO | 68 | LPCPLUS_GPIO |
| 46 | LPCPLUS_GPIO | 69 | LPCPLUS_GPIO |
| 47 | LPCPLUS_GPIO | 70 | LPCPLUS_GPIO |
| 48 | LPCPLUS_GPIO | 71 | LPCPLUS_GPIO |
| 49 | LPCPLUS_GPIO | 72 | LPCPLUS_GPIO |
| 50 | LPCPLUS_GPIO | 73 | LPCPLUS_GPIO |
| 51 | LPCPLUS_GPIO | 74 | LPCPLUS_GPIO |
| 52 | LPCPLUS_GPIO | 75 | LPCPLUS_GPIO |
| 53 | LPCPLUS_GPIO | 76 | LPCPLUS_GPIO |
| 54 | LPCPLUS_GPIO | 77 | LPCPLUS_GPIO |
| 55 | LPCPLUS_GPIO | 78 | LPCPLUS_GPIO |
| 56 | LPCPLUS_GPIO | 79 | LPCPLUS_GPIO |
| 57 | LPCPLUS_GPIO | 80 | LPCPLUS_GPIO |
| 58 | LPCPLUS_GPIO | 81 | LPCPLUS_GPIO |
| 59 | LPCPLUS_GPIO | 82 | LPCPLUS_GPIO |
| 60 | LPCPLUS_GPIO | 83 | LPCPLUS_GPIO |
| 61 | LPCPLUS_GPIO | 84 | LPCPLUS_GPIO |
| 62 | LPCPLUS_GPIO | 85 | LPCPLUS_GPIO |
| 63 | LPCPLUS_GPIO | 86 | LPCPLUS_GPIO |
| 64 | LPCPLUS_GPIO | 87 | LPCPLUS_GPIO |
| 65 | LPCPLUS_GPIO | 88 | LPCPLUS_GPIO |
| 66 | LPCPLUS_GPIO | 89 | LPCPLUS_GPIO |
| 67 | LPCPLUS_GPIO | 90 | LPCPLUS_GPIO |
| 68 | LPCPLUS_GPIO | 91 | LPCPLUS_GPIO |
| 69 | LPCPLUS_GPIO | 92 | LPCPLUS_GPIO |
| 70 | LPCPLUS_GPIO | 93 | LPCPLUS_GPIO |
| 71 | LPCPLUS_GPIO | 94 | LPCPLUS_GPIO |
| 72 | LPCPLUS_GPIO | 95 | LPCPLUS_GPIO |
| 73 | LPCPLUS_GPIO | 96 | LPCPLUS_GPIO |
| 74 | LPCPLUS_GPIO | 97 | LPCPLUS_GPIO |
| 75 | LPCPLUS_GPIO | 98 | LPCPLUS_GPIO |
| 76 | LPCPLUS_GPIO | 99 | LPCPLUS_GPIO |
| 77 | LPCPLUS_GPIO | 100 | LPCPLUS_GPIO |

Component Values:

- R5190: 10K, 5%, 1/16W, MP-LF, 402
- R5191: 10K, 5%, 1/16W, MP-LF, 402
- R5140: 100K, 5%, 1/16W, MP-LF, 402
- R5146: 20K, 5%, 1/16W, MP-LF, 402
- R5144: 20K, 5%, 1/16W, MP-LF, 402
- R5156: 10K, 5%, 1/16W, MP-LF, 402
- R5157: 10K, 5%, 1/16W, MP-LF, 402
- R5158: 10K, 5%, 1/16W, MP-LF, 402
- C5114: 0.1uF, 50V, CERM, 402
- C5124: 0.1uF, 50V, CERM, 402

U5110: PI3USB102ZLE TQFN
CRITICAL

U5120: PI3USB102ZLE TQFN
CRITICAL

U5146: PI3USB102ZLE TQFN
CRITICAL

U5144: PI3USB102ZLE TQFN
CRITICAL


U5156: PI3USB102ZLE TQFN
CRITICAL



U5157: PI3USB102ZLE TQFN
CRITICAL

U5158: PI3USB102ZLE TQFN
CRITICAL


U5140: PI3USB102ZLE TQFN
CRITICAL


U





PBUS VOLTAGE SENSE ENABLE & FILTER



| | | | |
|--|----------------|----------------------|--|
| SYNC MASTER=YUNWU | | SYNC DATE=02/04/2008 | |
| PAGE TITLE | | | |
| VOLTAGE SENSING | | | |
|  Apple Inc. | DRAWING NUMBER | SIZE | |
| | 051-7898 | D | |
| | REVISION | | |
| | C.0.0 | | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IV ALL RIGHTS RESERVED | | PAGE | |
| <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS> | | 53 OF 109 | |
| | | SHEET | |



For engineering, stuff U5313 and unstuff R5330
For production, stuff R5330 and unstuff U5313



D



C





B


B


A

A












```


CODEC_RIN = 20K OHMS
NET_RIN = 10.36K OHMS (INCLUDING PULL-DOWNS AT ANALOG SWITCH COM PINS)
FC_HP = 3.6 HZ
FC_LP = 43KHZ
VIN = 2VRMS, CODEC_VIN = 1.14 VRMS


```





| | | | |
|--|----------------|-----------------------|--|
| SYNCH MASTER-AUDIO | | SYNCH DATE=01/31/2009 | |
| PAGE 1144 | | | |
| AUDIO: LINE INPUT FILTER | | | |
|  Apple Inc. | DRAWING NUMBER | SIZE | |
| | 051-7898 | D | |
| | REVISION | C.0.0 | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | |
| I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS> | | 63 OF 109 | |
| | | SHEET | |






| | | | |
|---|------------|----------------------|-------|
| SYNC MASTER=AUDIO | | SYNC DATE=12/18/2008 | |
| PAGE TITLE | | | |
| AUDIO0: SPEAKER AMP | | | |
|  | Apple Inc. | DRAWING NUMBER | SHEET |
| | | 051-7898 | D |
| REVISION | | C.0.0 | |
| NOTICE OF PROPRIETARY PROPERTY: | | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | | |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |
| PAGE | | 66 OF 109 | |
| SHEET | | | |
| <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS> | | | |







3.425V "G3Hot" Supply

3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator

Vout = 1.25V * (1 + Ra / Rb)

Vout = 3.425V
250MA MAX OUTPUT
(Switcher limit)

518-0359

CRITICAL
J6950
BAT-K24
M-KT-24

BATTERY CONNECTOR

55A1 588R 6A BATT POS F

43C3 58C3

43C3 58C3

CRITICAL
D6950
RCLAMP2402B
SC-75

R6950 10K 1/16W 402 2


C6950 0.10UF 10V X5R 402

SHLD_PIN

SHLD_PIN

SHLD_PIN

SHLD_PIN

| | | | | |
|---|--|----------------------|------|---|
| SYNC MASTER=YUNWU | | SYNC DATE=12/11/2008 | | A |
| DRAW TITLE | | | | |
| DC-In & Battery Connectors | | | | |
|  Apple Inc. | | DRAWING NUMBER | SIZE | |
| | | 051-7898 | D | |
| | | REVISION | | |
| | | C.0.0 | | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | | |
| I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | 69 OF 109 | | |
| III NOT TO REPRODUCE OR COPY IT | | SHEET | | |
| IV ALL RIGHTS <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS> | | | | |

PBUS SUPPLY / BATTERY CHARGER

AMON PULLDOWN LOGIC

BATTERY CHARGE LIMITING FETS

Apple Inc.

051-7898

C.0.0

70 OF 109

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DESIGN SHEET


OF TOTAL

| | | | |
|--|----------------|----------------------|------|
| SYNC MASTER=K24 MLB | | SYNC DATE=05/20/2005 | |
| PAGE TITLE | | | |
| PBUS Supply/Battery Charger | | | |
|  | DRAWING NUMBER | | SIZE |
| | 051-7898 | | D |
| | REVISION | | |
| Apple Inc. | | C.0.0 | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | PAGE | |
| | | 70 OF 109 | |
| | | SHEET | |
| SHEET OF TOTAL DESIGN SHEETS | | | |


5V S3 / 3.3V S5 POWER SUPPLY

$$V_{OUT} = (2 * R_A / R_B) + 2$$

$$V_{OUT} = (2 * RC / RD) + 2$$



SEPERATED MASTER PGOOD FOR BOTH 5V AND 3V

| | | | |
|--|----------------|----------------------|--|
| SYNC MASTER=RAYMOND | | SYNC DATE=02/08/2008 | |
| PART TITLE | | | |
| 5V/3.3V SUPPLY | | | |
|  Apple Inc. | DRAWING NUMBER | 051-7898 | |
| | SIZE | D | |
| | REVISION | C.0.0 | |
| NOTICE OF PROPRIETARY PROPERTY: | | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THIS POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| SHEET | | 72 OF 109 | |
| SHEET | | OF 109 | |

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR


D

BA




[illegible]

| VID<2:0> | MCP TARGET |
|----------|------------|
| 000 | +1.05V |
| 001 | +1.00V |
| 010 | +0.95V |
| 011 | +0.90V |
| 100 | +0.85V |
| 101 | +0.80V |
| 110 | +0.75V |
| 111 | +0.70V |


| | | | |
|---|----------------|---|------|
| SYMC MASTER-K19 MLB | | SYMC DATE=12/10/2008 | |
| PAGE TITLE | | | |
| MCP CORE REGULATOR | | | |
|  Apple Inc. | DRAWING NUMBER | | SIZE |
| | 051-7898 | | D |
| | REVISION | | |
| | | C.0.0 | |
| NOTICE OF PROPRIETARY PROPERTY: | | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | | |
| I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | PAGE | |
| II NOT TO REPRODUCE OR COPY IT | | 75 OF 109 | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | SHEET | |
| IV ALL RIGHTS ARE RESERVED | | <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS> | |

CPUVTT POWER SUPPLY




| | | | |
|---|--|-----------------------|---|
| SYNC MASTER=RAYMOND | | SYNC DATE=02/08/2008 | |
| PAGE TITLE | | CPU VTT(1.05V) SUPPLY | |
| DRAWING NUMBER | | 051-7898 | D |
| REVISION | | C.0.0 | |
| NOTICE OF PROPRIETARY PROPERTY: | | 76 OF 109 | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | SHEET | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | SHEET | |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | SHEET | |
| IV ALL RIGHTS RESERVED | | SHEET | |

1.8V S0 SWITCHER




1.05V S0 PLL LDO





$V_{OUT} = 0.8V * (1 + R_A / R_B)$


MCP 1.05V S5 (AUXC) SUPPLY





$V_{OUT} = 0.8V * (1 + R_A / R_B)$

| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=RAYMOND | | SYNC DATE=01/23/2008 | |
| PAGE TITLE | | | |
| MISC POWER SUPPLIES | | | |
|  Apple Inc. | | DRAWING NUMBER | 051-7898 |
| | | D | D |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | REVISION | C.0.0 |
| | | BRANCH | |
| | | PAGE | 77 OF 109 |
| | | SHEET | |
| SHEET# OF <TOT | | | |








| | | | |
|---|------------|----------------------|----------|
| SYNC MASTER=NMARTIN | | SYNC DATE=04/04/2008 | |
| PAGE TITLE | | | |
| LVDS CONNECTOR | | | |
|  | Apple Inc. | DRAWING NUMBER | 051-7898 |
| | | REVISION | C.0.0 |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | 90 OF 109 | |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |
| CURRENT DESIGN SHEET | | OF <TOT | |


<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>



| | | | | | | |
|------|--------------------|----|----------------|----------------|------|------|
| 1786 | =MCP_HDMI_TXC_P | == | DP_ML_P<3> | | 7609 | 7503 |
| | | | | MAKE_BASE=TRUE | | |
| 1786 | =MCP_HDMI_TXC_N | == | DP_ML_N<3> | | 7609 | 7503 |
| | | | | MAKE_BASE=TRUE | | |
| 1786 | =MCP_HDMI_TXD_P<0> | == | DP_ML_P<2> | | | |
| | | | | MAKE_BASE=TRUE | | |
| 1786 | =MCP_HDMI_TXD_N<0> | == | DP_ML_N<2> | | | |
| | | | | MAKE_BASE=TRUE | | |
| 1786 | =MCP_HDMI_TXD_P<1> | == | DP_ML_P<1> | | | |
| | | | | MAKE_BASE=TRUE | | |
| 1786 | =MCP_HDMI_TXD_N<1> | == | DP_ML_N<1> | | | |
| | | | | MAKE_BASE=TRUE | | |
| 1786 | =MCP_HDMI_TXD_P<2> | == | DP_ML_P<0> | | | |
| | | | | MAKE_BASE=TRUE | | |
| 1786 | =MCP_HDMI_TXD_N<2> | == | DP_ML_N<0> | | | |
| | | | | MAKE_BASE=TRUE | | |
| 1786 | =MCP_HDMI_HPD | == | DP_HPD | | | |
| | | | | MAKE_BASE=TRUE | | |
| 17A7 | =MCP_HDMI_DDC_CLK | == | DP_IG_DDC_CLK | | | 69C8 |
| | | | | MAKE_BASE=TRUE | | |
| 17A7 | =MCP_HDMI_DDC_DATA | == | DP_IG_DDC_DATA | | | 69C8 |
| | | | | MAKE_BASE=TRUE | | |




Display Port Interoperability spec says that sources or sinks which do both DP and DVI must depend on the external adapter for pull ups on DDC lines (since DP AUX CH has 100K pull up/down on the MLB)..

| | | | |
|---|----------------|----------------------|--|
| SYNC MASTER=AMAZON | | SYNC DATE=04/18/2008 | |
| DRAWING TITLE | | | |
| DISPLAYPORT SUPPORT | | | |
|  Apple Inc. | DRAWING NUMBER | SIZE | |
| | 051-7898 | D | |
| | REVISION | | |
| | C.0.0 | | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | | |
| I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | PAGE | |
| | | 93 OF 109 | |
| SHEET | | | |
| <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS> | | | |



Port Power Switch



| | | | |
|---|--|---|-----------|
| SYNC MASTER=AMASON | | SYNC DATE=06/30/2008 | |
| PAGE TITLE | | | |
| DisplayPort Connector | | | |
| Apple Inc. | | DRAWING NUMBER | 051-7898 |
| | | REVISION | C.0.0 |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | |
| | | PAGE | 94 OF 109 |
| | | SHEET | |
| | | <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS> | |

8

7

6

5

4

3

2

1

FSB (Front-Side Bus) Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| FSB_50S | * | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =STANDARD | =STANDARD |
| FSB_DSTB_50S | * | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =1:1_DIFFPAIR | =1:1_DIFFPAIR |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| FSB_DATA | * | =2x_DIELECTRIC | ? |
| FSB_DSTB | * | =3x_DIELECTRIC | ? |
| FSB_ADDR | * | =STANDARD | ? |
| FSB_ADSTB | * | =2x_DIELECTRIC | ? |
| FSB_1X | * | =STANDARD | ? |

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.
Signals within each 4x group should be matched within 5 ps of strobe.
DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps.
Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.
DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right.
Signals within each 2x group should be matched within 20 ps. ADTSB#s should be matched +/- 300 ps.
Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right.
Signals within each 1x group should be matched to CPU clock, +/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer.
Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2
SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| CPU_50S | * | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =STANDARD | =STANDARD |
| CPU_27P4S | * | =27P4_OHM_SE | =27P4_OHM_SE | =27P4_OHM_SE | =27P4_OHM_SE | 7 MIL | 7 MIL |

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| CPU_AGTL | * | =STANDARD | ? |
| CPU_BMIL | * | 8 MIL | ? |
| CPU_COMP | * | 25 MIL | ? |
| CPU_GTLREF | * | 25 MIL | ? |
| CPU_ITP | * | =2:1_SPACING | ? |
| CPU_VCCSENSE | * | 25 MIL | ? |

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.
Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2
SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| MCP_50S | * | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| MCP_FSB_COMP | * | 8 MIL | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.4

FSB Clock Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| CLK_FSB_100D | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| CLK_FSB | * | =3x_DIELECTRIC | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

FSB 4X Signal Groups

FSB 2X Signals

FSB 1X Signals

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | | |
|---------------------------|--------------|--------------|-----------------------|--------------------|
| | PHYSICAL | SPACING | | |
| FSB_DATA_GROUP0 | FSB_50S | FSB_DATA | FSB D L<15..0> | 9C4 1303 |
| FSB_DATA_GROUP0 | FSB_50S | FSB_DATA | FSB DINV L<0> | 9C4 1306 |
| FSB_DSTB0 | FSB_DSTB_50S | FSB_DSTB | FSB DSTB L P<0> | 9C4 1306 |
| FSB_DSTB0 | FSB_DSTB_50S | FSB_DSTB | FSB DSTB L N<0> | 9C4 1306 |
| FSB_DATA_GROUP1 | FSB_50S | FSB_DATA | FSB D L<31..16> | 984 904 1303 1303 |
| FSB_DATA_GROUP1 | FSB_50S | FSB_DATA | FSB DINV L<1> | 984 1306 |
| FSB_DSTB1 | FSB_DSTB_50S | FSB_DSTB | FSB DSTB L P<1> | 984 1306 |
| FSB_DSTB1 | FSB_DSTB_50S | FSB_DSTB | FSB DSTB L N<1> | 984 1306 |
| FSB_DATA_GROUP2 | FSB_50S | FSB_DATA | FSB D L<47..32> | 9C2 1383 1303 |
| FSB_DATA_GROUP2 | FSB_50S | FSB_DATA | FSB DINV L<2> | 9C2 1306 |
| FSB_DSTB2 | FSB_DSTB_50S | FSB_DSTB | FSB DSTB L P<2> | 9C2 1306 |
| FSB_DSTB2 | FSB_DSTB_50S | FSB_DSTB | FSB DSTB L N<2> | 9C2 1306 |
| FSB_DATA_GROUP3 | FSB_50S | FSB_DATA | FSB D L<63..48> | 982 9C2 1383 |
| FSB_DATA_GROUP3 | FSB_50S | FSB_DATA | FSB DINV L<3> | 982 1306 |
| FSB_DSTB3 | FSB_DSTB_50S | FSB_DSTB | FSB DSTB L P<3> | 982 1306 |
| FSB_DSTB3 | FSB_DSTB_50S | FSB_DSTB | FSB DSTB L N<3> | 982 1306 |
| FSB_ADDR_GROUP0 | FSB_50S | FSB_ADDR | FSB A L<16..3> | 908 1305 1306 |
| FSB_ADDR_GROUP0 | FSB_50S | FSB_ADDR | FSB REQ L<4..0> | 908 1386 |
| FSB_ADSTB0 | FSB_50S | FSB_ADSTB | FSB ADSTB L<0> | 908 1386 |
| FSB_ADDR_GROUP1 | FSB_50S | FSB_ADDR | FSB A L<35..17> | 9C8 908 1306 |
| FSB_ADSTB1 | FSB_50S | FSB_ADSTB | FSB ADSTB L<1> | 9C8 1386 |
| FSB_1X | FSB_50S | FSB_1X | FSB ADS L | 9D6 1386 |
| FSB_BREQ0_1 | FSB_50S | FSB_1X | FSB BREQ0 L | 9D6 1386 |
| FSB_BREQ1_1 | FSB_50S | FSB_1X | FSB BREQ1 L | 1386 |
| FSB_1X | FSB_50S | FSB_1X | FSB BNR L | 9D6 1386 |
| FSB_1X | FSB_50S | FSB_1X | FSB BERT L | 9D6 1383 |
| FSB_1X | FSB_50S | FSB_1X | FSB DBSY L | 9D6 1386 |
| FSB_1X | FSB_50S | FSB_1X | FSB DEFER L | 9D6 1383 |
| FSB_1X | FSB_50S | FSB_1X | FSB DRDY L | 9D6 1386 |
| FSB_1X | FSB_50S | FSB_1X | FSB HIT L | 9D6 1386 |
| FSB_1X | FSB_50S | FSB_1X | FSB HITM L | 9D6 1386 |
| FSB_1X | FSB_50S | FSB_1X | FSB LOCK L | 9D6 1386 |
| FSB_CPUHST_1 | FSB_50S | FSB_1X | FSB CPURST L | 9D6 1202 13A3 |
| FSB_1X | FSB_50S | FSB_1X | FSB RS L<2..0> | 9D6 13A6 |
| FSB_1X | FSB_50S | FSB_1X | FSB TRDY L | 9D6 1386 |
| CPU_ASYNC | CPU_50S | CPU_AGTL | CPU A20M L | 9C8 13A3 |
| CPU_BSEL | CPU_50S | CPU_AGTL | CPU BSEL<2..0> | 882 984 |
| CPU_FERR_1 | CPU_50S | CPU_BMIL | CPU FERR L | 9C8 1387 |
| CPU_ASYNC | CPU_50S | CPU_AGTL | CPU IGNNSE L | 9C8 13A3 |
| CPU_INIT_1 | CPU_50S | CPU_AGTL | CPU INIT L | 9D6 13A3 |
| CPU_ASYNC_8 | CPU_50S | CPU_AGTL | CPU INTR | 9C8 13A3 |
| CPU_ASYNC_8 | CPU_50S | CPU_AGTL | CPU NMI | 988 13A3 |
| CPU_PROCHOT_1 | CPU_50S | CPU_AGTL | CPU PROCHOT L | 9C5 1386 4104 6208 |
| CPU_PWRGD | CPU_50S | CPU_AGTL | CPU PWRGD | 982 1202 13A3 |
| CPU_ASYNC | CPU_50S | CPU_AGTL | CPU SMI L | 988 13A3 |
| CPU_ASYNC | CPU_50S | CPU_AGTL | CPU STPCLK L | 9C8 13A3 |
| PM_THERMTRIP_1 | CPU_50S | CPU_BMIL | PM THERMTRIP L | 9C6 1387 4104 |
| FSB_CPUHST_1 | CPU_50S | CPU_AGTL | FSB CPUSLP L | 982 13A3 |
| CPU_FERR_SB | CPU_50S | CPU_AGTL | CPU DESLP L | 982 13A3 |
| CPU_DPRSTB_1 | CPU_50S | CPU_AGTL | CPU DPRSTP L | 982 13A3 4207 |
| CPU_ASYNC | CPU_50S | CPU_AGTL | FSB DPWR L | 982 13A3 |
| MCP_CPU_COMP | MCP_50S | MCP_FSB_COMP | MCP BCLK VML COMP VDD | 13A6 |
| MCP_CPU_COMP | MCP_50S | MCP_FSB_COMP | MCP BCLK VML COMP GND | 13A6 |
| MCP_CPU_COMP | MCP_50S | MCP_FSB_COMP | MCP CPU COMP VCC | 13A6 |
| MCP_CPU_COMP | MCP_50S | MCP_FSB_COMP | MCP CPU COMP GND | 13A6 |
| FSB_CLK_CPU | CLK_FSB_100D | CLK_FSB | FSB CLK CPU P | 986 1383 |
| FSB_CLK_CPU | CLK_FSB_100D | CLK_FSB | FSB CLK CPU N | 986 1383 |
| FSB_CLK_ITP | CLK_FSB_100D | CLK_FSB | FSB CLK ITP P | 1203 1383 |
| FSB_CLK_ITP | CLK_FSB_100D | CLK_FSB | FSB CLK ITP N | 1203 1383 |
| FSB_CLK_MCP | CLK_FSB_100D | CLK_FSB | FSB CLK MCP P | 13A4 |
| FSB_CLK_MCP | CLK_FSB_100D | CLK_FSB | FSB CLK MCP N | 13A4 |
| CPU_FERR_1 | CPU_50S | | CPU IERR L | 9D6 |
| PM_DPRSLPVR | CPU_50S | CPU_AGTL | PM DPRSLPVR | 20C7 6208 |
| (See above) | CPU_50S | CPU_AGTL | IMVP DPRSLPVR | 62C7 |
| CPU_GTLREF | CPU_50S | CPU_GTLREF | CPU GTLREF | 984 2581 |
| CPU_COMP | CPU_50S | CPU_COMP | CPU COMP<3> | 983 |
| CPU_COMP | CPU_27P4S | CPU_COMP | CPU COMP<2> | 983 |
| CPU_COMP | CPU_50S | CPU_COMP | CPU COMP<1> | 983 |
| CPU_COMP | CPU_27P4S | CPU_COMP | CPU COMP<0> | 983 |
| XDP_TDI | CPU_50S | CPU_ITP | XDP TDI | 986 9C6 1283 |
| XDP_TDO | CPU_50S | CPU_ITP | XDP TDO | 986 9C6 1283 |
| XDP_TMS | CPU_50S | CPU_ITP | XDP TMS | 986 9C6 1283 |
| XDP_TCK | CPU_50S | CPU_ITP | XDP TCK | 9A6 9C6 1286 |
| XDP_TRST_1 | CPU_50S | CPU_ITP | XDP TRST L | 9A6 9C6 1283 |
| XDP_BPM_1 | CPU_50S | CPU_ITP | XDP BPM L<4..0> | 9C6 1206 |
| XDP_BPM_1.5 | CPU_50S | CPU_ITP | XDP BPM L<5> | 9C5 1206 |
| (FSB_CPURST_1) | CPU_50S | CPU_ITP | XDP CPURST L | 1204 |
| | CPU_50S | CPU_BMIL | CPU VID<6..0> | 1086 62C7 |
| | CPU_50S | CPU_BMIL | IMVP6 VID<6..0> | |
| CPU_VCCSENSE | CPU_27P4S | CPU_VCCSENSE | CPU VCCSENSE P | 10A5 62A5 |
| CPU_VCCSENSE | CPU_27P4S | CPU_VCCSENSE | CPU VCCSENSE N | 10A5 62A5 |
| (CPU_VCCSENSE) | CPU_27P4S | CPU_VCCSENSE | IMVP6 VSEN P | |
| (CPU_VCCSENSE) | CPU_27P4S | CPU_VCCSENSE | IMVP6 VSEN N | |

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

FSB (Front-Side Bus) Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| FSB_50S | * | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =STANDARD | =STANDARD |
| FSB_DSTB_50S | * | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =1:1_DIFFPAIR | =1:1_DIFFPAIR |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| FSB_DATA | * | =2x_DIELECTRIC | ? |
| FSB_DSTB | * | =3x_DIELECTRIC | ? |
| FSB_ADDR | * | =STANDARD | ? |
| FSB_ADSTB | * | =2x_DIELECTRIC | ? |
| FSB_1X | * | =STANDARD | ? |

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.
Signals within each 4x group should be matched within 5 ps of strobe.
DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps.
Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.
DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right.
Signals within each 2x group should be matched within 20 ps. ADTSB#s should be matched +/- 300 ps.
Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right.
Signals within each 1x group should be matched to CPU clock, +/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer.
Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2
SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| CPU_50S | * | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =STANDARD | =STANDARD |
| CPU_27P4S | * | =27P4_OHM_SE | =27P4_OHM_SE | =27P4_OHM_SE | =27P4_OHM_SE | 7 MIL | 7 MIL |

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| CPU_AGTL | * | =STANDARD | ? |
| CPU_BMIL | * | 8 MIL | ? |
| CPU_COMP | * | 25 MIL | ? |
| CPU_GTLREF | * | 25 MIL | ? |
| CPU_ITP | * | =2:1_SPACING | ? |
| CPU_VCCSENSE | * | 25 MIL | ? |

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.
Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2
SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| MCP_50S | * | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| MCP_FSB_COMP | * | 8 MIL | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.4

FSB Clock Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| CLK_FSB_100D | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| CLK_FSB | * | =3x_DIELECTRIC | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

FSB 4X Signal Groups

FSB 2X Signals

FSB 1X Signals

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | | |
|---------------------------|--------------|-----------|-----------------|--------------------|
| | PHYSICAL | SPACING | | |
| FSB_DATA_GROUP0 | FSB_50S | FSB_DATA | FSB D L<15..0> | 9C4 1303 |
| FSB_DATA_GROUP0 | FSB_50S | FSB_DATA | FSB DINV L<0> | 9C4 1306 |
| FSB_DSTB0 | FSB_DSTB_50S | FSB_DSTB | FSB DSTB L P<0> | 9C4 1306 |
| FSB_DSTB0 | FSB_DSTB_50S | FSB_DSTB | FSB DSTB L N<0> | 9C4 1306 |
| FSB_DATA_GROUP1 | FSB_50S | FSB_DATA | FSB D L<31..16> | 984 904 1303 1303 |
| FSB_DATA_GROUP1 | FSB_50S | FSB_DATA | FSB DINV L<1> | 984 1306 |
| FSB_DSTB1 | FSB_DSTB_50S | FSB_DSTB | FSB DSTB L P<1> | 984 1306 |
| FSB_DSTB1 | FSB_DSTB_50S | FSB_DSTB | FSB DSTB L N<1> | 984 1306 |
| FSB_DATA_GROUP2 | FSB_50S | FSB_DATA | FSB D L<47..32> | 9C2 1383 1303 |
| FSB_DATA_GROUP2 | FSB_50S | FSB_DATA | FSB DINV L<2> | 9C2 1306 |
| FSB_DSTB2 | FSB_DSTB_50S | FSB_DSTB | FSB DSTB L P<2> | 9C2 1306 |
| FSB_DSTB2 | FSB_DSTB_50S | FSB_DSTB | FSB DSTB L N<2> | 9C2 1306 |
| FSB_DATA_GROUP3 | FSB_50S | FSB_DATA | FSB D L<63..48> | 982 9C2 1383 |
| FSB_DATA_GROUP3 | FSB_50S | FSB_DATA | FSB DINV L<3> | 982 1306 |
| FSB_DSTB3 | FSB_DSTB_50S | FSB_DSTB | FSB DSTB L P<3> | 982 1306 |
| FSB_DSTB3 | FSB_DSTB_50S | FSB_DSTB | FSB DSTB L N<3> | 982 1306 |
| FSB_ADDR_GROUP0 | FSB_50S | FSB_ADDR | FSB A L<16..3> | 908 1305 1306 |
| FSB_ADDR_GROUP0 | FSB_50S | FSB_ADDR | FSB REQ L<4..0> | 908 1386 |
| FSB_ADSTB0 | FSB_50S | FSB_ADSTB | FSB ADSTB L<0> | 908 1386 |
| FSB_ADDR_GROUP1 | FSB_50S | FSB_ADDR | FSB A L<35..17> | 9C8 908 1306 |
| FSB_ADSTB1 | FSB_50S | FSB_ADSTB | FSB ADSTB L<1> | 9C8 1386 |
| FSB_1X | FSB_50S | FSB_1X | FSB ADS L | 9D6 1386 |
| FSB_BREQ0_1 | FSB_50S | FSB_1X | FSB BREQ0 L | 9D6 1386 |
| FSB_BREQ1_1 | FSB_50S | FSB_1X | FSB BREQ1 L | 1386 |
| FSB_1X | FSB_50S | FSB_1X | FSB BNR L | 9D6 1386 |
| FSB_1X | FSB_50S | FSB_1X | FSB BERT L | 9D6 1383 |
| FSB_1X | FSB_50S | FSB_1X | FSB DBSY L | 9D6 1386 |
| FSB_1X | FSB_50S | FSB_1X | FSB DEFER L | 9D6 1383 |
| FSB_1X | FSB_50S | FSB_1X | FSB DRDY L | 9D6 1386 |
| FSB_1X | FSB_50S | FSB_1X | FSB HIT L | 9D6 1386 |
| FSB_1X | FSB_50S | FSB_1X | FSB HITM L | 9D6 1386 |
| FSB_1X | FSB_50S | FSB_1X | FSB LOCK L | 9D6 1386 |
| FSB_CPUHST_1 | FSB_50S | FSB_1X | FSB CPURST L | 9D6 1202 13A3 |
| FSB_1X | FSB_50S | FSB_1X | FSB RS L<2..0> | 9D6 13A6 |
| FSB_1X | FSB_50S | FSB_1X | FSB TRDY L | 9D6 1386 |
| CPU_ASYNC | CPU_50S | CPU_AGTL | CPU A20M L | 9C8 13A3 |
| CPU_BSEL | CPU_50S | CPU_AGTL | CPU BSEL<2..0> | 882 984 |
| CPU_FERR_1 | CPU_50S | CPU_BMIL | CPU FERR L | 9C8 1387 |
| CPU_ASYNC | CPU_50S | CPU_AGTL | CPU IGNNSE L | 9C8 13A3 |
| CPU_INIT_1 | CPU_50S | CPU_AGTL | CPU INIT L | 9D6 13A3 |
| CPU_ASYNC_8 | CPU_50S | CPU_AGTL | CPU INTR | 9C8 13A3 |
| CPU_ASYNC_8 | CPU_50S | CPU_AGTL | CPU NMI | 988 13A3 |
| CPU_PROCHOT_1 | CPU_50S | CPU_AGTL | CPU PROCHOT L | 9C5 1386 4104 6208 |
| CPU_PWRGD | CPU_50S | CPU_AGTL | CPU PWRGD | 982 1202 13A3 |
| CPU_ASYNC | CPU_50S | CPU_AGTL | CPU SMI L | 988 13A3 |
| CPU_ASYNC | CPU_50S | CPU_AGTL | CPU STPCLK L | 9C8 13A3 |
| PM_THERMTRIP_1 | CPU_50S | CPU_BMIL | PM THERMTRIP L | 9C6 1387 4104 |
| FSB_CPUHST_1 | | | | |

PCI Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| PCI_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |
| CLK_PCI_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| PCI | * | =STANDARD | ? |
| CLK_PCI | * | 8 MIL | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.

LPC Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| LPC_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |
| CLK_LPC_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| LPC | * | 6 MIL | ? |
| CLK_LPC | * | 8 MIL | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| MCP_USB_RBIAS | * | =STANDARD | 8 MIL | 8 MIL | =STANDARD | =STANDARD | =STANDARD |
| USB_90D | * | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT | SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|------------------|------------|----------------------|--------|
| USB | * | =2x_DIELECTRIC | ? | USB | TOP,BOTTOM | =4x_DIELECTRIC | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SMG_555 | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SMB | * | =2x_DIELECTRIC | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.

HD Audio Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| HDA_558 | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| HDA | * | =2x_DIELECTRIC | ? |
| MCP_HDA_COMP | * | 8 MIL | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.

SIO Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| CLK_SLOW_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| CLK_SLOW | * | 8 MIL | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.


SPI Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SPI_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SPI | * | 8 MIL | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | |
|---------------------------|---------------|----------------|---------------------|
| | PHYSICAL | SPACING | |
| MCP_MERGE1 | PCT_55G | PCT | MCP_DEBUG<7..0> |
| PCT_AD | PCT_55G | PCT | PCI_AD<23..8> |
| PCT_AD24 | PCT_55G | PCT | PCI_AD<24> |
| PCT_AD | PCT_55G | PCT | PCI_AD<31..25> |
| PCT_AD | PCT_55G | PCT | PCI_PAR |
| PCT_C_BE_1 | PCT_55G | PCT | PCI_C_BE_L<3..0> |
| PCT_CNTR1 | PCT_55G | PCT | PCI_TRDY_L |
| PCT_CNTR1 | PCT_55G | PCT | PCI_DEVSEL_L |
| PCT_CNTR1 | PCT_55G | PCT | PCI_PERR_L |
| PCT_CNTR1 | PCT_55G | PCT | PCI_SERR_L |
| PCT_CNTR1 | PCT_55G | PCT | PCI_STOP_L |
| PCT_CNTR1 | PCT_55G | PCT | PCI_TRDY_L |
| PCT_CNTR1 | PCT_55G | PCT | PCI_FRAME_L |
| PCT_RREQ0_1 | PCT_55G | PCT | PCI_REQ0_L |
| PCT_RREQ0_1 | PCT_55G | PCT | PCI_GNT0_L |
| PCT_RREQ1_1 | PCT_55G | PCT | PCI_REQ1_L |
| PCT_RREQ1_1 | PCT_55G | PCT | PCI_GNT1_L |
| PCT_INTW_1 | PCT_55G | PCT | PCI_INTW_L |
| PCT_INTX_1 | PCT_55G | PCT | PCI_INTX_L |
| PCT_INTY_1 | PCT_55G | PCT | PCI_INTY_L |
| PCT_INTZ_1 | PCT_55G | PCT | PCI_INTZ_L |
| MCP_PCT_CLK2 | CLK_PCT_55G | CLK_PCT | PCI_CLK33M MCP_R |
| | CLK_PCT_55G | CLK_PCT | PCI_CLK33M MCP |
| LPC_AD | LPC_55G | LPC | LPC_AD<3..0> |
| LPC_FRAME_1 | LPC_55G | LPC | LPC_FRAME_L |
| LPC_RESET_1 | LPC_55G | LPC | LPC_RESET_L |
| MCP_LPC_CLK0 | CLK_LPC_55G | CLK_LPC | LPC_CLK33M SMC_R |
| | CLK_LPC_55G | CLK_LPC | LPC_CLK33M SMC |
| | CLK_LPC_55G | CLK_LPC | LPC_CLK33M LPCPLUS |
| USB_EXTN | USB_90G | USB | USB_EXTN_P |
| | USB_90G | USB | USB_EXTN_N |
| | USB_90G | USB | USB_EXTN_MUXED_P |
| | USB_90G | USB | USB_EXTN_MUXED_N |
| | USB_90G | USB | CONN_USB_EXTN_P |
| | USB_90G | USB | CONN_USB_EXTN_N |
| USB_CAMERA | USB_90G | USB | USB_CAMERA_P |
| | USB_90G | USB | USB_CAMERA_N |
| | USB_90G | USB | USB_CAMERA_CONN_P |
| | USB_90G | USB | USB_CAMERA_CONN_N |
| USB_BT | USB_90G | USB | USB_BT_P |
| | USB_90G | USB | USB_BT_N |
| | USB_90G | USB | CONN_USB2_BT_P |
| | USB_90G | USB | CONN_USB2_BT_N |
| USB_TP2D | USB_90G | USB | USB_TP2D_P |
| | USB_90G | USB | USB_TP2D_N |
| | USB_90G | USB | USB_TP2D_R_P |
| | USB_90G | USB | USB_TP2D_R_N |
| USB_IR | USB_90G | USB | USB_IR_P |
| | USB_90G | USB | USB_IR_N |
| USB_EXTB | USB_90G | USB | USB_EXTB_P |
| | USB_90G | USB | USB_EXTB_N |
| | USB_90G | USB | CONN_USB_EXTB_P |
| | USB_90G | USB | CONN_USB_EXTB_N |
| USB_SD | USB_90G | USB | USB_CARDREADER_P |
| | USB_90G | USB | USB_CARDREADER_N |
| MCP_USB_RBIAS | MCP_USB_RBIAS | | MCP_USB_RBIAS_GND |
| SMBUS_MCP_0_CLK | SMB_55G | SMB | SMBUS_MCP_0_CLK |
| SMBUS_MCP_0_DATA | SMB_55G | SMB | SMBUS_MCP_0_DATA |
| SMBUS_MCP_1_CLK | SMB_55G | SMB | SMBUS_MCP_1_CLK |
| SMBUS_MCP_1_DATA | SMB_55G | SMB | SMBUS_MCP_1_DATA |
| HDA_BIT_CLK | HDA_55G | HDA | HDA_BIT_CLK |
| HDA_BIT_CLK_R | HDA_55G | HDA | HDA_BIT_CLK_R |
| HDA_SYNC | HDA_55G | HDA | HDA_SYNC |
| HDA_SYNC_R | HDA_55G | HDA | HDA_SYNC_R |
| HDA_RST_L | HDA_55G | HDA | HDA_RST_R_L |
| | HDA_55G | HDA | HDA_RST_L |
| HDA_SDIN0 | HDA_55G | HDA | HDA_SDIN0 |
| | HDA_55G | HDA | HDA_SDIN_CODEC |
| HDA_SDOUT | HDA_55G | HDA | HDA_SDOUT |
| | HDA_55G | HDA | HDA_SDOUT_R |
| MCP_HDA_PULLDN_COMP | | MCP_HDA_PULLDN | MCP_HDA_PULLDN_COMP |
| MCP_SMB_CLK | CLK_SMB_55G | CLK_SMB | PM_CLK32K_SUSCLK_R |
| | CLK_SMB_55G | CLK_SMB | PM_CLK32K_SUSCLK |
| SPI_CLK | SPI_55G | SPI | SPI_CLK_R |
| | SPI_55G | SPI | SPI_CLK |
| | SPI_55G | SPI | SPI_ALT_CLK |
| SPI_MOST | SPI_55G | SPI | SPI_MOST_R |
| | SPI_55G | SPI | SPI_MOST |
| | SPI_55G | SPI | SPI_ALT_MOST |
| SPI_MISO | SPI_55G | SPI | SPI_MISO |
| | SPI_55G | SPI | SPI_MISO_R |
| | SPI_55G | SPI | SPI_ALT_MISO |
| SPI_CS0 | SPI_55G | SPI | SPI_CS0_R_L |
| | SPI_55G | SPI | SPI_CS0_L |
| | SPI_55G | SPI | SPI_CS1_R_L |
| | SPI_55G | SPI | SPI_CS1_R_L_USE_M1B |

| | | | |
|--|--|-----------------------|----------|
| SYNCH MASTER-T18 MLB | | SYNCH DATE-12/14/2007 | |
| PAGE TITLE | | | |
| MCP Constraints 2 | | | |
|  Apple Inc. | | DRAWING NUMBER | 051-7898 |
| | | SIZE | D |
| | | REVISION | C.0.0 |
| | | | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED | | PAGE 103 OF 109 | |
| <CURRENT DESIGN SHEET> | | SHEET OF <TOTAL> | |

MCP RGMII (Ethernet) Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| MCP_MII_COMP | * | =STANDARD | 7.5 MIL | 7.5 MIL | =STANDARD | =STANDARD | =STANDARD |
| ENET_MII_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| MCP_BUF0_CLK | * | =3:1_SPACING | ? |
| ENET_MII | * | 12 MIL | ? |

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

[illegible]

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| ENET_MDI | * | 25 MIL | ? |

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

| ELECTRICAL_CONSTRAINT_SET | | NET_TYPE | | |
|---------------------------|-----------------|---------------|--------------|--------------------------------------|
| | | PHYSICAL | SPACING | |
| | MCP_MII_COMP | MCP_MII_COMP | | MCP MII COMP VDD 1706 |
| | MCP_MII_COMP | MCP_MII_COMP | | MCP MII COMP GND 1706 |
| | MCP_CLK25M_BUF0 | ENET_MII_55G | MCP_BUF0_CLK | MCP CLK25M BUF0_R 1703 32A5 |
| | | ENET_MII_55G | MCP_BUF0_CLK | RTL8211 CLK25M CXTAL1 3186 32A3 |
| | ENET_INTR_1 | ENET_MII_55G | ENET_MII_1 | ENET_INTR_L |
| | ENET_MDIO | ENET_MII_55G | ENET_MII_1 | ENET MDIO 1703 3186 |
| | ENET_MDC | ENET_MII_55G | ENET_MII_1 | ENET MDC 1703 3186 |
| | ENET_PWDOWN_L | ENET_MII_55G | ENET_MII_1 | ENET_PWRDWN_L |
| | | ENET_MII_55G | ENET_MII_1 | ENET_CLK125M EXCLK_R 3104 |
| | ENET_RXCLK | ENET_MII_55G | ENET_MII_1 | ENET_CLK125M EXCLK 1706 31C1 |
| | | ENET_MII_55G | ENET_MII_1 | ENET BXD R<3..0> 3104 |
| | ENET_BXD | ENET_MII_55G | ENET_MII_1 | ENET BXD<0> 1706 31C1 |
| | ENET_BXD_STRAP | ENET_MII_55G | ENET_MII_1 | ENET BXD<3..1> 1706 31C1 |
| | ENET_BXD | ENET_MII_55G | ENET_MII_1 | ENET BX CTRL 1706 31B1 |
| | | ENET_MII_55G | ENET_MII_1 | ENET EXCTL_R 31B4 |
| | | ENET_MII_55G | ENET_MII_1 | ENET_CLK125M TXCLK_R 3106 |
| | ENET_TXCLK | ENET_MII_55G | ENET_MII_1 | ENET_CLK125M TXCLK 1703 3108 |
| | ENET_TXD0 | ENET_MII_55G | ENET_MII_1 | ENET TXD<0> 1703 3106 |
| | ENET_TXD | ENET_MII_55G | ENET_MII_1 | ENET TXD<3..1> 1703 3106 |
| | ENET_TXD | ENET_MII_55G | ENET_MII_1 | ENET TX CTRL 1703 31B6 |
| | | ENET_MII_55G | ENET_MII_1 | ENET RESET_L 1703 31B7 |
| | ENET_MDI1 | ENET_MDI_100D | ENET_MDI_1 | ENET MDI P<3..0> 31B3 33B8 33C8 |
| | | ENET_MDI_100D | ENET_MDI_1 | ENET MDI N<3..0> 31B3 33B8 33C8 |
| | | ENET_MDI_100D | ENET_MDI_1 | ENET MDI TRAN P<3..0> 31B4 33C4 33C5 |
| | | ENET_MDI_100D | ENET_MDI_1 | ENET MDI TRAN N<3..0> 31B4 33C4 33C5 |

87654321

| PHYSICAL_RULE_SET | LAYER | ALLOW_ROUTE_ON_LAYER? | MINIMUM_LINE_WIDTH | MINIMUM_NECK_WIDTH | MAXIMUM_NECK_LENGTH | DIFFPAIR_PRIMARY_GAP | DIFFPAIR_NECK_GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 1TO1_DIFFPAIR | * | =STANDARD | =STANDARD | =STANDARD | =STANDARD | 0.1 MM | 0.1 MM |

SMC SMBus Net Properties

| NET_TYPE | | | | |
|---------------------------|----------|---------|--------------------|--------------|
| ELECTRICAL_CONSTRAINT_SET | PHYSICAL | SPACING | | |
| SMBUS_SMC_A_S3_SCL | SMB_55G | SMB | SMBUS_SMC_A_S3_SCL | 605 605 4302 |
| SMBUS_SMC_A_S3_SDA | SMB_55G | SMB | SMBUS_SMC_A_S3_SDA | 605 605 4302 |
| SMBUS_SMC_B_S0_SCL | SMB_55G | SMB | SMBUS_SMC_B_S0_SCL | 4302 |
| SMBUS_SMC_B_S0_SDA | SMB_55G | SMB | SMBUS_SMC_B_S0_SDA | 4302 |
| SMBUS_SMC_0_S0_SCL | SMB_55G | SMB | SMBUS_SMC_0_S0_SCL | 4305 |
| SMBUS_SMC_0_S0_SDA | SMB_55G | SMB | SMBUS_SMC_0_S0_SDA | 4305 |
| SMBUS_SMC_BSA_SCL | SMB_55G | SMB | SMBUS_SMC_BSA_SCL | 6A7 4305 |
| SMBUS_SMC_BSA_SDA | SMB_55G | SMB | SMBUS_SMC_BSA_SDA | 6A7 4305 |
| SMBUS_SMC_MGMT_SCL | SMB_55G | SMB | SMBUS_SMC_MGMT_SCL | 4385 |
| SMBUS_SMC_MGMT_SDA | SMB_55G | SMB | SMBUS_SMC_MGMT_SDA | 4385 |

SMBus Charger Net Properties

| NET_TYPE | | | | |
|---------------------------|---------------|---------|------------|--|
| ELECTRICAL_CONSTRAINT_SET | PHYSICAL | SPACING | | |
| CHGR_CSI_P | 1TO1_DIFFPAIR | | CHGR_CSI_P | |
| CHGR_CSI_N | 1TO1_DIFFPAIR | | CHGR_CSI_N | |
| CHGR_CSO_P | 1TO1_DIFFPAIR | | CHGR_CSO_P | |
| CHGR_CSO_N | 1TO1_DIFFPAIR | | CHGR_CSO_N | |

87654321

SYNC MASTER=T18_MLB

SYNC DATE=01/04/2008

SMC Constraints

Apple Inc.

DRAWING_NUMBER

051-7898

SIZE

D

REVISION

C.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE

106 OF 109 SHEETS

106 OF 109 SHEETS

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

87654321

[illegible]